mirror of
https://github.com/Fishwaldo/u-boot.git
synced 2025-04-01 12:01:31 +00:00
powerpc/85xx:Fix MSR[DE] bit in MSR to support debugger
Debugging of e500 and e500v1 processer requires MSR[DE] bit to be set always. Where MSR = Machine State register Make sure of MSR[DE] bit is set uniformaly across the different execution address space i.e. AS0 and AS1. Signed-off-by: Radu Lazarescu <radu.lazarescu@freescale.com> Signed-off-by: Catalin Udma <catalin.udma@freescale.com> Signed-off-by: Marius Grigoras <marius.grigoras@freescale.com> Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>
This commit is contained in:
parent
afa6b551fd
commit
5344f7a258
2 changed files with 6 additions and 3 deletions
|
@ -537,7 +537,7 @@ void arch_preboot_os(void)
|
||||||
* disabled by the time we get called.
|
* disabled by the time we get called.
|
||||||
*/
|
*/
|
||||||
msr = mfmsr();
|
msr = mfmsr();
|
||||||
msr &= ~(MSR_ME|MSR_CE|MSR_DE);
|
msr &= ~(MSR_ME|MSR_CE);
|
||||||
mtmsr(msr);
|
mtmsr(msr);
|
||||||
|
|
||||||
setup_ivors();
|
setup_ivors();
|
||||||
|
|
|
@ -82,6 +82,9 @@
|
||||||
.globl _start_e500
|
.globl _start_e500
|
||||||
|
|
||||||
_start_e500:
|
_start_e500:
|
||||||
|
/* Enable debug exception */
|
||||||
|
li r1,MSR_DE
|
||||||
|
mtmsr r1
|
||||||
|
|
||||||
#if defined(CONFIG_SECURE_BOOT) && defined(CONFIG_E500MC)
|
#if defined(CONFIG_SECURE_BOOT) && defined(CONFIG_E500MC)
|
||||||
/* ISBC uses L2 as stack.
|
/* ISBC uses L2 as stack.
|
||||||
|
@ -733,8 +736,8 @@ create_init_ram_area:
|
||||||
msync
|
msync
|
||||||
tlbwe
|
tlbwe
|
||||||
|
|
||||||
lis r6,MSR_IS|MSR_DS@h
|
lis r6,MSR_IS|MSR_DS|MSR_DE@h
|
||||||
ori r6,r6,MSR_IS|MSR_DS@l
|
ori r6,r6,MSR_IS|MSR_DS|MSR_DE@l
|
||||||
lis r7,switch_as@h
|
lis r7,switch_as@h
|
||||||
ori r7,r7,switch_as@l
|
ori r7,r7,switch_as@l
|
||||||
|
|
||||||
|
|
Loading…
Add table
Reference in a new issue