mirror of
https://github.com/Fishwaldo/u-boot.git
synced 2025-03-18 21:21:37 +00:00
MIPS: mscc: ocelot: Add ethernet nodes for Ocelot
Import Ethernet related nodes from Linux Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com>
This commit is contained in:
parent
7794fe2c8c
commit
55037902b8
2 changed files with 117 additions and 0 deletions
|
@ -112,6 +112,98 @@
|
|||
status = "disabled";
|
||||
};
|
||||
|
||||
switch@1010000 {
|
||||
pinctrl-0 = <&miim1_pins>;
|
||||
pinctrl-names = "default";
|
||||
|
||||
compatible = "mscc,vsc7514-switch";
|
||||
reg = <0x1010000 0x10000>, /* VTSS_TO_SYS */
|
||||
<0x1030000 0x10000>, /* VTSS_TO_REW */
|
||||
<0x1080000 0x100>, /* VTSS_TO_DEVCPU_QS */
|
||||
<0x10d0000 0x10000>, /* VTSS_TO_HSIO */
|
||||
<0x11e0000 0x100>, /* VTSS_TO_DEV_0 */
|
||||
<0x11f0000 0x100>, /* VTSS_TO_DEV_1 */
|
||||
<0x1200000 0x100>, /* VTSS_TO_DEV_2 */
|
||||
<0x1210000 0x100>, /* VTSS_TO_DEV_3 */
|
||||
<0x1220000 0x100>, /* VTSS_TO_DEV_4 */
|
||||
<0x1230000 0x100>, /* VTSS_TO_DEV_5 */
|
||||
<0x1240000 0x100>, /* VTSS_TO_DEV_6 */
|
||||
<0x1250000 0x100>, /* VTSS_TO_DEV_7 */
|
||||
<0x1260000 0x100>, /* VTSS_TO_DEV_8 */
|
||||
<0x1270000 0x100>, /* NA */
|
||||
<0x1280000 0x100>, /* NA */
|
||||
<0x1800000 0x80000>, /* VTSS_TO_QSYS */
|
||||
<0x1880000 0x10000>; /* VTSS_TO_ANA */
|
||||
reg-names = "sys", "rew", "qs", "hsio", "port0",
|
||||
"port1", "port2", "port3", "port4", "port5",
|
||||
"port6", "port7", "port8", "port9",
|
||||
"port10", "qsys", "ana";
|
||||
interrupts = <21 22>;
|
||||
interrupt-names = "xtr", "inj";
|
||||
status = "okay";
|
||||
|
||||
ethernet-ports {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
port0: port@0 {
|
||||
reg = <0>;
|
||||
};
|
||||
port1: port@1 {
|
||||
reg = <1>;
|
||||
};
|
||||
port2: port@2 {
|
||||
reg = <2>;
|
||||
};
|
||||
port3: port@3 {
|
||||
reg = <3>;
|
||||
};
|
||||
port4: port@4 {
|
||||
reg = <4>;
|
||||
};
|
||||
port5: port@5 {
|
||||
reg = <5>;
|
||||
};
|
||||
port6: port@6 {
|
||||
reg = <6>;
|
||||
};
|
||||
port7: port@7 {
|
||||
reg = <7>;
|
||||
};
|
||||
port8: port@8 {
|
||||
reg = <8>;
|
||||
};
|
||||
port9: port@9 {
|
||||
reg = <9>;
|
||||
};
|
||||
port10: port@10 {
|
||||
reg = <10>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
mdio0: mdio@107009c {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
compatible = "mscc,ocelot-miim";
|
||||
reg = <0x107009c 0x24>, <0x10700f0 0x8>;
|
||||
interrupts = <14>;
|
||||
status = "disabled";
|
||||
|
||||
phy0: ethernet-phy@0 {
|
||||
reg = <0>;
|
||||
};
|
||||
phy1: ethernet-phy@1 {
|
||||
reg = <1>;
|
||||
};
|
||||
phy2: ethernet-phy@2 {
|
||||
reg = <2>;
|
||||
};
|
||||
phy3: ethernet-phy@3 {
|
||||
reg = <3>;
|
||||
};
|
||||
};
|
||||
|
||||
reset@1070008 {
|
||||
compatible = "mscc,ocelot-chip-reset";
|
||||
reg = <0x1070008 0x4>;
|
||||
|
@ -144,6 +236,11 @@
|
|||
function = "si";
|
||||
};
|
||||
|
||||
miim1_pins: miim1-pins {
|
||||
pins = "GPIO_14", "GPIO_15";
|
||||
function = "miim1";
|
||||
};
|
||||
|
||||
spi_cs2_pin: spi-cs2-pin {
|
||||
pins = "GPIO_9";
|
||||
function = "si";
|
||||
|
|
|
@ -35,3 +35,23 @@
|
|||
status = "okay";
|
||||
mscc,sgpio-ports = <0x00FFFFFF>;
|
||||
};
|
||||
|
||||
&mdio0 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&port0 {
|
||||
phy-handle = <&phy0>;
|
||||
};
|
||||
|
||||
&port1 {
|
||||
phy-handle = <&phy1>;
|
||||
};
|
||||
|
||||
&port2 {
|
||||
phy-handle = <&phy2>;
|
||||
};
|
||||
|
||||
&port3 {
|
||||
phy-handle = <&phy3>;
|
||||
};
|
||||
|
|
Loading…
Add table
Reference in a new issue