GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-03-21 06:31:31 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

clk: at91: clk-generated: fix incorrect index of clk source

Browse source 
Differentiate the generic clock source selection value from the parent
clock index to fix the incorrect assignment of the generic clock
source selection.

Signed-off-by: Wenyou Yang <wenyou.yang@microchip.com>
This commit is contained in:
Wenyou Yang 2017-11-17 14:50:22 +08:00 • committed by Tom Rini
parent eb1ed2b19b
commit 63a80b8d03
1 changed files with 8 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

14
drivers/clk/at91/clk-generated.c
View file

@ -53,16 +53,17 @@ static ulong generic_clk_get_rate(struct clk *clk)
struct clk parent; struct clk parent;
ulong clk_rate; ulong clk_rate;
u32 tmp, gckdiv; u32 tmp, gckdiv;
u8 parent_id; u8 clock_source, parent_index;
int ret; int ret;
writel(clk->id & AT91_PMC_PCR_PID_MASK, &pmc->pcr); writel(clk->id & AT91_PMC_PCR_PID_MASK, &pmc->pcr);
tmp = readl(&pmc->pcr); tmp = readl(&pmc->pcr);
parent_id = (tmp >> AT91_PMC_PCR_GCKCSS_OFFSET) & clock_source = (tmp >> AT91_PMC_PCR_GCKCSS_OFFSET) &
AT91_PMC_PCR_GCKCSS_MASK; AT91_PMC_PCR_GCKCSS_MASK;
gckdiv = (tmp >> AT91_PMC_PCR_GCKDIV_OFFSET) & AT91_PMC_PCR_GCKDIV_MASK; gckdiv = (tmp >> AT91_PMC_PCR_GCKDIV_OFFSET) & AT91_PMC_PCR_GCKDIV_MASK;
ret = clk_get_by_index(dev_get_parent(clk->dev), parent_id, &parent); parent_index = clock_source - 1;
ret = clk_get_by_index(dev_get_parent(clk->dev), parent_index, &parent);
if (ret) if (ret)
return 0; return 0;
@ -82,7 +83,7 @@ static ulong generic_clk_set_rate(struct clk *clk, ulong rate)
ulong tmp_rate, best_rate = rate, parent_rate; ulong tmp_rate, best_rate = rate, parent_rate;
int tmp_diff, best_diff = -1; int tmp_diff, best_diff = -1;
u32 div, best_div = 0; u32 div, best_div = 0;
u8 best_parent_id = 0; u8 best_parent_index, best_clock_source = 0;
u8 i; u8 i;
u32 tmp; u32 tmp;
int ret; int ret;
@ -106,7 +107,8 @@ static ulong generic_clk_set_rate(struct clk *clk, ulong rate)
best_div = div - 1; best_div = div - 1;
best_parent = parent; best_parent = parent;
best_parent_id = i; best_parent_index = i;
best_clock_source = best_parent_index + 1;
} }
if (!best_diff || tmp_rate < rate) if (!best_diff || tmp_rate < rate)
@ -127,7 +129,7 @@ static ulong generic_clk_set_rate(struct clk *clk, ulong rate)
writel(clk->id & AT91_PMC_PCR_PID_MASK, &pmc->pcr); writel(clk->id & AT91_PMC_PCR_PID_MASK, &pmc->pcr);
tmp = readl(&pmc->pcr); tmp = readl(&pmc->pcr);
tmp &= ~(AT91_PMC_PCR_GCKDIV | AT91_PMC_PCR_GCKCSS); tmp &= ~(AT91_PMC_PCR_GCKDIV | AT91_PMC_PCR_GCKCSS);
tmp |= AT91_PMC_PCR_GCKCSS_(best_parent_id) | tmp |= AT91_PMC_PCR_GCKCSS_(best_clock_source) |
AT91_PMC_PCR_CMD_WRITE | AT91_PMC_PCR_CMD_WRITE |
AT91_PMC_PCR_GCKDIV_(best_div) | AT91_PMC_PCR_GCKDIV_(best_div) |
AT91_PMC_PCR_GCKEN; AT91_PMC_PCR_GCKEN;