mirror of
https://github.com/Fishwaldo/u-boot.git
synced 2025-03-18 21:21:37 +00:00
remove __attribute__ ((packed)) in at91 headers
* remove __attribute__ ((packed)) to prevent byte access to soc registers in some gcc version Signed-off-by: Jens Scharsig <js_at_ng@scharsoft.de>
This commit is contained in:
parent
ce26582606
commit
673678eacf
3 changed files with 8 additions and 8 deletions
|
@ -36,7 +36,7 @@ typedef struct at91_ebi {
|
|||
u32 csa; /* 0x00 Chip Select Assignment Register */
|
||||
u32 cfgr; /* 0x04 Configuration Register */
|
||||
u32 reserved[2];
|
||||
} __attribute__ ((packed)) at91_ebi_t;
|
||||
} at91_ebi_t;
|
||||
|
||||
#define AT91_EBI_CSA_CS0A 0x0001
|
||||
#define AT91_EBI_CSA_CS1A 0x0002
|
||||
|
@ -55,11 +55,11 @@ typedef struct at91_sdramc {
|
|||
u32 imr; /* 0x1C SDRAMC Interrupt Mask Register */
|
||||
u32 icr; /* 0x20 SDRAMC Interrupt Status Register */
|
||||
u32 reserved[3];
|
||||
} __attribute__ ((packed)) at91_sdramc_t;
|
||||
} at91_sdramc_t;
|
||||
|
||||
typedef struct at91_smc {
|
||||
u32 csr[8]; /* 0x00 SDRAMC Mode Register */
|
||||
} __attribute__ ((packed)) at91_smc_t;
|
||||
} at91_smc_t;
|
||||
|
||||
#define AT91_SMC_CSR_RWHOLD(x) ((x & 0x7) << 28)
|
||||
#define AT91_SMC_CSR_RWSETUP(x) ((x & 0x7) << 24)
|
||||
|
@ -78,7 +78,7 @@ typedef struct at91_smc {
|
|||
|
||||
typedef struct at91_bfc {
|
||||
u32 mr; /* 0x00 SDRAMC Mode Register */
|
||||
} __attribute__ ((packed)) at91_bfc_t;
|
||||
} at91_bfc_t;
|
||||
|
||||
typedef struct at91_mc {
|
||||
u32 rcr; /* 0x00 MC Remap Control Register */
|
||||
|
@ -91,7 +91,7 @@ typedef struct at91_mc {
|
|||
at91_sdramc_t sdramc; /* 0x90 - 0xBC SDRAMC User Interface */
|
||||
at91_bfc_t bfc; /* 0xC0 BFC User Interface */
|
||||
u32 reserved2[15];
|
||||
} __attribute__ ((packed)) at91_mc_t;
|
||||
} at91_mc_t;
|
||||
|
||||
#endif
|
||||
#endif
|
||||
|
|
|
@ -35,7 +35,7 @@ typedef struct at91_st {
|
|||
u32 imr;
|
||||
u32 rtar;
|
||||
u32 crtr;
|
||||
} __attribute__ ((packed)) at91_st_t ;
|
||||
} at91_st_t ;
|
||||
|
||||
#define AT91_ST_CR_WDRST 1
|
||||
|
||||
|
|
|
@ -36,7 +36,7 @@ typedef struct at91_tcc {
|
|||
u32 idr; /* 0x28 Interrupt Disable Register */
|
||||
u32 imr; /* 0x2C Interrupt Mask Register */
|
||||
u32 reserved3[4];
|
||||
} __attribute__ ((packed)) at91_tcc_t;
|
||||
} at91_tcc_t;
|
||||
|
||||
#define AT91_TC_CCR_CLKEN 0x00000001
|
||||
#define AT91_TC_CCR_CLKDIS 0x00000002
|
||||
|
@ -57,7 +57,7 @@ typedef struct at91_tc {
|
|||
at91_tcc_t tc[3]; /* 0x00 TC Channel 0-2 */
|
||||
u32 bcr; /* 0xC0 TC Block Control Register */
|
||||
u32 bmr; /* 0xC4 TC Block Mode Register */
|
||||
} __attribute__ ((packed)) at91_tc_t;
|
||||
} at91_tc_t;
|
||||
|
||||
#define AT91_TC_BMR_TC0XC0S_TCLK0 0x00000000
|
||||
#define AT91_TC_BMR_TC0XC0S_NONE 0x00000001
|
||||
|
|
Loading…
Add table
Reference in a new issue