mirror of
https://github.com/Fishwaldo/u-boot.git
synced 2025-06-20 05:31:30 +00:00
ARM: dts: renesas: Remove leading 0x from rpc node
Remove the leading "0x" from rpc node to fix the below dtc warning: Warning (simple_bus_reg): Node /soc/rpc@0xee200000 simple-bus unit address format error, expected "ee200000" Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
This commit is contained in:
parent
8096e2426d
commit
67704d6dfb
8 changed files with 8 additions and 8 deletions
|
@ -46,7 +46,7 @@
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|
||||||
rpc: rpc@0xee200000 {
|
rpc: rpc@ee200000 {
|
||||||
compatible = "renesas,rpc-r7s72100", "renesas,rpc";
|
compatible = "renesas,rpc-r7s72100", "renesas,rpc";
|
||||||
reg = <0x3fefa000 0x100>, <0x18000000 0x08000000>;
|
reg = <0x3fefa000 0x100>, <0x18000000 0x08000000>;
|
||||||
bank-width = <2>;
|
bank-width = <2>;
|
||||||
|
|
|
@ -13,7 +13,7 @@
|
||||||
|
|
||||||
/ {
|
/ {
|
||||||
soc {
|
soc {
|
||||||
rpc: rpc@0xee200000 {
|
rpc: rpc@ee200000 {
|
||||||
compatible = "renesas,rpc-r8a7795", "renesas,rpc";
|
compatible = "renesas,rpc-r8a7795", "renesas,rpc";
|
||||||
reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0>;
|
reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0>;
|
||||||
clocks = <&cpg CPG_MOD 917>;
|
clocks = <&cpg CPG_MOD 917>;
|
||||||
|
|
|
@ -13,7 +13,7 @@
|
||||||
|
|
||||||
/ {
|
/ {
|
||||||
soc {
|
soc {
|
||||||
rpc: rpc@0xee200000 {
|
rpc: rpc@ee200000 {
|
||||||
compatible = "renesas,rpc-r8a7796", "renesas,rpc";
|
compatible = "renesas,rpc-r8a7796", "renesas,rpc";
|
||||||
reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0>;
|
reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0>;
|
||||||
clocks = <&cpg CPG_MOD 917>;
|
clocks = <&cpg CPG_MOD 917>;
|
||||||
|
|
|
@ -13,7 +13,7 @@
|
||||||
|
|
||||||
/ {
|
/ {
|
||||||
soc {
|
soc {
|
||||||
rpc: rpc@0xee200000 {
|
rpc: rpc@ee200000 {
|
||||||
compatible = "renesas,rpc-r8a77965", "renesas,rpc";
|
compatible = "renesas,rpc-r8a77965", "renesas,rpc";
|
||||||
reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0>;
|
reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0>;
|
||||||
clocks = <&cpg CPG_MOD 917>;
|
clocks = <&cpg CPG_MOD 917>;
|
||||||
|
|
|
@ -13,7 +13,7 @@
|
||||||
|
|
||||||
/ {
|
/ {
|
||||||
soc {
|
soc {
|
||||||
rpc: rpc@0xee200000 {
|
rpc: rpc@ee200000 {
|
||||||
compatible = "renesas,rpc-r8a77970", "renesas,rpc";
|
compatible = "renesas,rpc-r8a77970", "renesas,rpc";
|
||||||
reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0>;
|
reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0>;
|
||||||
clocks = <&cpg CPG_MOD 917>;
|
clocks = <&cpg CPG_MOD 917>;
|
||||||
|
|
|
@ -13,7 +13,7 @@
|
||||||
|
|
||||||
/ {
|
/ {
|
||||||
soc {
|
soc {
|
||||||
rpc: rpc@0xee200000 {
|
rpc: rpc@ee200000 {
|
||||||
compatible = "renesas,rpc-r8a77980", "renesas,rpc";
|
compatible = "renesas,rpc-r8a77980", "renesas,rpc";
|
||||||
reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0>;
|
reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0>;
|
||||||
clocks = <&cpg CPG_MOD 917>;
|
clocks = <&cpg CPG_MOD 917>;
|
||||||
|
|
|
@ -9,7 +9,7 @@
|
||||||
|
|
||||||
/ {
|
/ {
|
||||||
soc {
|
soc {
|
||||||
rpc: rpc@0xee200000 {
|
rpc: rpc@ee200000 {
|
||||||
compatible = "renesas,rpc-r8a77990", "renesas,rpc";
|
compatible = "renesas,rpc-r8a77990", "renesas,rpc";
|
||||||
reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0>;
|
reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0>;
|
||||||
clocks = <&cpg CPG_MOD 917>;
|
clocks = <&cpg CPG_MOD 917>;
|
||||||
|
|
|
@ -9,7 +9,7 @@
|
||||||
|
|
||||||
/ {
|
/ {
|
||||||
soc {
|
soc {
|
||||||
rpc: rpc@0xee200000 {
|
rpc: rpc@ee200000 {
|
||||||
compatible = "renesas,rpc-r8a77995", "renesas,rpc";
|
compatible = "renesas,rpc-r8a77995", "renesas,rpc";
|
||||||
reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0>;
|
reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0>;
|
||||||
clocks = <&cpg CPG_MOD 917>;
|
clocks = <&cpg CPG_MOD 917>;
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue