mirror of
https://github.com/Fishwaldo/u-boot.git
synced 2025-03-19 05:31:32 +00:00
serial: pl01x: Add error value checking
There also a need to check return values to make sure that clocks were enabled and setup properly. Signed-off-by: Michal Simek <michal.simek@xilinx.com> Reviewed-by: Simon Glass <sjg@chromium.org>
This commit is contained in:
parent
a03b594738
commit
6c9662df49
1 changed files with 12 additions and 1 deletions
|
@ -19,6 +19,7 @@
|
|||
#include <watchdog.h>
|
||||
#include <asm/io.h>
|
||||
#include <serial.h>
|
||||
#include <dm/device_compat.h>
|
||||
#include <dm/platform_data/serial_pl01x.h>
|
||||
#include <linux/compiler.h>
|
||||
#include "serial_pl01x_internal.h"
|
||||
|
@ -362,8 +363,18 @@ int pl01x_serial_ofdata_to_platdata(struct udevice *dev)
|
|||
plat->clock = dev_read_u32_default(dev, "clock", CONFIG_PL011_CLOCK);
|
||||
ret = clk_get_by_index(dev, 0, &clk);
|
||||
if (!ret) {
|
||||
clk_enable(&clk);
|
||||
ret = clk_enable(&clk);
|
||||
if (ret && ret != -ENOSYS) {
|
||||
dev_err(dev, "failed to enable clock\n");
|
||||
return ret;
|
||||
}
|
||||
|
||||
plat->clock = clk_get_rate(&clk);
|
||||
if (IS_ERR_VALUE(plat->clock)) {
|
||||
dev_err(dev, "failed to get rate\n");
|
||||
return plat->clock;
|
||||
}
|
||||
debug("%s: CLK %d\n", __func__, plat->clock);
|
||||
}
|
||||
plat->type = dev_get_driver_data(dev);
|
||||
plat->skip_init = dev_read_bool(dev, "skip-init");
|
||||
|
|
Loading…
Add table
Reference in a new issue