mirror of
https://github.com/Fishwaldo/u-boot.git
synced 2025-03-21 06:31:31 +00:00
* Patch by Matthias Fuchs, 03 May 2005:
Added missing variable declaration in cmd_nand.c Modified CFG_PCI_PTM1MS in configs/PLU405.h to map 128MB ram
This commit is contained in:
parent
dcb2f95a60
commit
81b83c9ecc
2 changed files with 3 additions and 1 deletions
|
@ -1218,6 +1218,8 @@ static int nand_write_page (struct nand_chip *nand,
|
|||
}
|
||||
if (nand->bus16) {
|
||||
for (i = 0; i < nand->oobsize; i += 2) {
|
||||
u16 val;
|
||||
|
||||
val = READ_NAND (nand->IO_ADDR);
|
||||
nand->data_buf[i] = val & 0xff;
|
||||
nand->data_buf[i + 1] = val >> 8;
|
||||
|
|
|
@ -212,7 +212,7 @@
|
|||
#define CFG_PCI_SUBSYS_DEVICEID 0x0405 /* PCI Device ID: CPCI-405 */
|
||||
#define CFG_PCI_CLASSCODE 0x0b20 /* PCI Class Code: Processor/PPC*/
|
||||
#define CFG_PCI_PTM1LA 0x00000000 /* point to sdram */
|
||||
#define CFG_PCI_PTM1MS 0xfc000001 /* 64MB, enable hard-wired to 1 */
|
||||
#define CFG_PCI_PTM1MS 0xf8000001 /* 128MB, enable hard-wired to 1 */
|
||||
#define CFG_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */
|
||||
#define CFG_PCI_PTM2LA 0xffc00000 /* point to flash */
|
||||
#define CFG_PCI_PTM2MS 0xffc00001 /* 4MB, enable */
|
||||
|
|
Loading…
Add table
Reference in a new issue