mirror of
https://github.com/Fishwaldo/u-boot.git
synced 2025-03-18 13:11:31 +00:00
arm: a37xx: pci: Update private structure documentation
There were several changes for this structure but the documentation was not changed at the time. Fix this. Signed-off-by: Marek Behún <marek.behun@nic.cz> Reviewed-by: Stefan Roese <sr@denx.de>
This commit is contained in:
parent
96a3c989dc
commit
8247c90e92
1 changed files with 9 additions and 8 deletions
|
@ -186,14 +186,15 @@
|
|||
/**
|
||||
* struct pcie_advk - Advk PCIe controller state
|
||||
*
|
||||
* @reg_base: The base address of the register space.
|
||||
* @first_busno: This driver supports multiple PCIe controllers.
|
||||
* first_busno stores the bus number of the PCIe root-port
|
||||
* number which may vary depending on the PCIe setup
|
||||
* (PEX switches etc).
|
||||
* @sec_busno: sec_busno stores the bus number for the device behind
|
||||
* the PCIe root-port
|
||||
* @device: The pointer to PCI uclass device.
|
||||
* @base: The base address of the register space.
|
||||
* @first_busno: Bus number of the PCIe root-port.
|
||||
* This may vary depending on the PCIe setup.
|
||||
* @sec_busno: Bus number for the device behind the PCIe root-port.
|
||||
* @dev: The pointer to PCI uclass device.
|
||||
* @reset_gpio: GPIO descriptor for PERST.
|
||||
* @cfgcache: Buffer for emulation of PCIe Root Port's PCI Bridge registers
|
||||
* that are not available on Aardvark.
|
||||
* @cfgcrssve: For CRSSVE emulation.
|
||||
*/
|
||||
struct pcie_advk {
|
||||
void *base;
|
||||
|
|
Loading…
Add table
Reference in a new issue