mirror of
https://github.com/Fishwaldo/u-boot.git
synced 2025-03-21 22:51:37 +00:00
MPC5200: enable snooping of DMA transactions on XLB even if no PCI
is configured; othrwise DMA accesses aren't cache coherent which causes for example USB to fail.
This commit is contained in:
parent
cf48eb9abd
commit
8419c01304
3 changed files with 8 additions and 4 deletions
|
@ -2,6 +2,10 @@
|
|||
Changes since U-Boot 1.1.4:
|
||||
======================================================================
|
||||
|
||||
* MPC5200: enable snooping of DMA transactions on XLB even if no PCI
|
||||
is configured; othrwise DMA accesses aren't cache coherent which
|
||||
causes for example USB to fail.
|
||||
|
||||
* Some code cleanup
|
||||
|
||||
* Fix dbau1x00 boards broken by dbau1550 patch
|
||||
|
|
|
@ -152,6 +152,10 @@ void cpu_init_f (void)
|
|||
/* enable timebase */
|
||||
*(vu_long *)(MPC5XXX_XLBARB + 0x40) |= (1 << 13);
|
||||
|
||||
/* Enable snooping for RAM */
|
||||
*(vu_long *)(MPC5XXX_XLBARB + 0x40) |= (1 << 15);
|
||||
*(vu_long *)(MPC5XXX_XLBARB + 0x70) = CFG_SDRAM_BASE | 0x1d;
|
||||
|
||||
# if defined(CFG_IPBSPEED_133)
|
||||
/* Motorola reports IPB should better run at 133 MHz. */
|
||||
*(vu_long *)MPC5XXX_ADDECR |= 1;
|
||||
|
|
|
@ -135,10 +135,6 @@ void pci_mpc5xxx_init (struct pci_controller *hose)
|
|||
*(vu_long *)MPC5XXX_PCI_BAR1 = CONFIG_PCI_MEMORY_BUS | (1 << 3);
|
||||
*(vu_long *)MPC5XXX_PCI_TBATR1 = CONFIG_PCI_MEMORY_PHYS | 1;
|
||||
|
||||
/* Enable snooping for RAM */
|
||||
*(vu_long *)(MPC5XXX_XLBARB + 0x40) |= (1 << 15);
|
||||
*(vu_long *)(MPC5XXX_XLBARB + 0x70) = CONFIG_PCI_MEMORY_PHYS | 0x1d;
|
||||
|
||||
/* Park XLB on PCI */
|
||||
*(vu_long *)(MPC5XXX_XLBARB + 0x40) &= ~((7 << 8) | (3 << 5));
|
||||
*(vu_long *)(MPC5XXX_XLBARB + 0x40) |= (3 << 8) | (3 << 5);
|
||||
|
|
Loading…
Add table
Reference in a new issue