This commit is contained in:
wdenk 2004-10-11 23:10:30 +00:00
parent 4cfaf55e5c
commit 8b74bf31fe
9 changed files with 71 additions and 69 deletions

View file

@ -195,8 +195,7 @@ long int initdram (int board_type)
* - short between data lines * - short between data lines
*/ */
static long int dram_size (long int mamr_value, long int *base, static long int dram_size (long int mamr_value, long int *base, long int maxsize)
long int maxsize)
{ {
volatile immap_t *immap = (immap_t *) CFG_IMMR; volatile immap_t *immap = (immap_t *) CFG_IMMR;
volatile memctl8xx_t *memctl = &immap->im_memctl; volatile memctl8xx_t *memctl = &immap->im_memctl;
@ -209,9 +208,10 @@ static long int dram_size (long int mamr_value, long int *base,
#if (CONFIG_COMMANDS & CFG_CMD_NAND) #if (CONFIG_COMMANDS & CFG_CMD_NAND)
void nand_init(void) void nand_init(void)
{ {
extern unsigned long nand_probe(unsigned long physadr);
unsigned long totlen = nand_probe(CFG_NAND_BASE); unsigned long totlen = nand_probe(CFG_NAND_BASE);
printf ("%4lu MB\n", totlen >> 20); printf ("%4lu MB\n", totlen >> 20);
} }
#endif #endif

View file

@ -1,16 +1,17 @@
The port was tested on Wind River System Sbc8560 board <www.windriver.com>. U-Boot was The port was tested on Wind River System Sbc8560 board
installed on the flash memory of the CPU card (no the SODIMM). <www.windriver.com>. U-Boot was installed on the flash memory of the
CPU card (no the SODIMM).
NOTE: Please configure uboot compile to the proper PCI frequency and setup the NOTE: Please configure uboot compile to the proper PCI frequency and
appropriate DIP switch settings. setup the appropriate DIP switch settings.
SBC8560 board: SBC8560 board:
Make sure boards switches are set to their appropriate conditions. Refer Make sure boards switches are set to their appropriate conditions.
to the Engineering Reference Guide ERG-00300-002. Of particular Refer to the Engineering Reference Guide ERG-00300-002. Of particular
importance are: 1)Tthe settings for JP4 (JP4 1-3 and 2-4), which select importance are: 1) the settings for JP4 (JP4 1-3 and 2-4), which
the on-board FLASH device (Intel 28F128Jx); 2) The settings for the Clock SW9 (33 MHz select the on-board FLASH device (Intel 28F128Jx); 2) The settings
or 66 MHz). for the Clock SW9 (33 MHz or 66 MHz).
Note: SW9 Settings: 66 MHz Note: SW9 Settings: 66 MHz
4:1 ratio CCB clocks:SYSCLK 4:1 ratio CCB clocks:SYSCLK
@ -24,20 +25,22 @@ or 66 MHz).
Flashing the FLASH device with the "Wind River ICE": Flashing the FLASH device with the "Wind River ICE":
1) Properly connect and configure the Wind River ICE to the 1) Properly connect and configure the Wind River ICE to the target
target JTAG port. This includes running the SBC8560 register script. JTAG port. This includes running the SBC8560 register script. Make
Make sure target memory can be read and written. sure target memory can be read and written.
2) Build the u-boot image: 2) Build the u-boot image:
make distclean make distclean
make SBC8560_66_config or SBC8560_33_config make SBC8560_66_config or SBC8560_33_config
make CROSS_COMPILE=.../ELDK3.0/ppc_8xx-/ all make CROSS_COMPILE=.../ELDK3.0/ppc_8xx-/ all
Note: reference is made to the ELDK3.0 compiler. Further, it seems the ppc_8xx compiler is Note: reference is made to the ELDK3.0 compiler. Further, it seems
required for the 85xx (no 85xx designated compiler in ELDK3.0) the ppc_8xx compiler is required for the 85xx (no 85xx
designated compiler in ELDK3.0)
3) Convert the uboot (.elf) file to a uboot.bin file (using visionClick converter). 3) Convert the uboot (.elf) file to a uboot.bin file (using
The bin file should be converted from fffc0000 to ffffffff visionClick converter). The bin file should be converted from
fffc0000 to ffffffff
4) Setup the Flash Utility (tools menu) for: 4) Setup the Flash Utility (tools menu) for:
@ -52,4 +55,3 @@ Flashing the FLASH device with the "Wind River ICE":
Select the start address from 0 with size of 4000 Select the start address from 0 with size of 4000
5) Erase and Program 5) Erase and Program