GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-03-18 21:21:37 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

ARM: Use consistent assembler syntax

Browse source 
Signed-off-by: Gray Remlin <g_remlin@rocketmail.com>
Acked-by: Heiko Schocher <hs@denx.de>
This commit is contained in:
Gray Remlin 2010-10-24 16:18:31 +01:00 • committed by Wolfgang Denk
parent 1339657abd
commit 8c0c2b9050
3 changed files with 15 additions and 15 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
arch/arm/cpu/arm1136/start.S
View file

@ -237,13 +237,13 @@ copy_loop:
ldr r3, _rel_dyn_end_ofs /* r3 <- rel dyn end ofs */ ldr r3, _rel_dyn_end_ofs /* r3 <- rel dyn end ofs */
add r3, r3, r0 /* r3 <- rel dyn end in FLASH */ add r3, r3, r0 /* r3 <- rel dyn end in FLASH */
fixloop: fixloop:
ldr r0, [r2] /* r0 <- location to fix up, IN FLASH! */ ldr r0, [r2] /* r0 <- location to fix up, IN FLASH! */
add r0, r9 /* r0 <- location to fix up in RAM */ add r0, r0, r9 /* r0 <- location to fix up in RAM */
ldr r1, [r2, #4] ldr r1, [r2, #4]
and r8, r1, #0xff and r8, r1, #0xff
cmp r8, #23 /* relative fixup? */ cmp r8, #23 /* relative fixup? */
beq fixrel beq fixrel
cmp r8, #2 /* absolute fixup? */ cmp r8, #2 /* absolute fixup? */
beq fixabs beq fixabs
/* ignore unknown type of fixup */ /* ignore unknown type of fixup */
b fixnext b fixnext
@ -260,7 +260,7 @@ fixrel:
add r1, r1, r9 add r1, r1, r9
fixnext: fixnext:
str r1, [r0] str r1, [r0]
add r2, r2, #8 /* each rel.dyn entry is 8 bytes */ add r2, r2, #8 /* each rel.dyn entry is 8 bytes */
cmp r2, r3 cmp r2, r3
ble fixloop ble fixloop
#endif #endif

10
arch/arm/cpu/arm926ejs/start.S
View file

@ -225,13 +225,13 @@ copy_loop:
ldr r3, _rel_dyn_end_ofs /* r3 <- rel dyn end ofs */ ldr r3, _rel_dyn_end_ofs /* r3 <- rel dyn end ofs */
add r3, r3, r0 /* r3 <- rel dyn end in FLASH */ add r3, r3, r0 /* r3 <- rel dyn end in FLASH */
fixloop: fixloop:
ldr r0, [r2] /* r0 <- location to fix up, IN FLASH! */ ldr r0, [r2] /* r0 <- location to fix up, IN FLASH! */
add r0, r9 /* r0 <- location to fix up in RAM */ add r0, r0, r9 /* r0 <- location to fix up in RAM */
ldr r1, [r2, #4] ldr r1, [r2, #4]
and r8, r1, #0xff and r8, r1, #0xff
cmp r8, #23 /* relative fixup? */ cmp r8, #23 /* relative fixup? */
beq fixrel beq fixrel
cmp r8, #2 /* absolute fixup? */ cmp r8, #2 /* absolute fixup? */
beq fixabs beq fixabs
/* ignore unknown type of fixup */ /* ignore unknown type of fixup */
b fixnext b fixnext
@ -248,7 +248,7 @@ fixrel:
add r1, r1, r9 add r1, r1, r9
fixnext: fixnext:
str r1, [r0] str r1, [r0]
add r2, r2, #8 /* each rel.dyn entry is 8 bytes */ add r2, r2, #8 /* each rel.dyn entry is 8 bytes */
cmp r2, r3 cmp r2, r3
blo fixloop blo fixloop
#endif #endif

10
arch/arm/cpu/armv7/start.S
View file

@ -224,13 +224,13 @@ copy_loop:
ldr r3, _rel_dyn_end_ofs /* r3 <- rel dyn end ofs */ ldr r3, _rel_dyn_end_ofs /* r3 <- rel dyn end ofs */
add r3, r3, r0 /* r3 <- rel dyn end in FLASH */ add r3, r3, r0 /* r3 <- rel dyn end in FLASH */
fixloop: fixloop:
ldr r0, [r2] /* r0 <- location to fix up, IN FLASH! */ ldr r0, [r2] /* r0 <- location to fix up, IN FLASH! */
add r0, r9 /* r0 <- location to fix up in RAM */ add r0, r0, r9 /* r0 <- location to fix up in RAM */
ldr r1, [r2, #4] ldr r1, [r2, #4]
and r8, r1, #0xff and r8, r1, #0xff
cmp r8, #23 /* relative fixup? */ cmp r8, #23 /* relative fixup? */
beq fixrel beq fixrel
cmp r8, #2 /* absolute fixup? */ cmp r8, #2 /* absolute fixup? */
beq fixabs beq fixabs
/* ignore unknown type of fixup */ /* ignore unknown type of fixup */
b fixnext b fixnext
@ -247,7 +247,7 @@ fixrel:
add r1, r1, r9 add r1, r1, r9
fixnext: fixnext:
str r1, [r0] str r1, [r0]
add r2, r2, #8 /* each rel.dyn entry is 8 bytes */ add r2, r2, #8 /* each rel.dyn entry is 8 bytes */
cmp r2, r3 cmp r2, r3
blo fixloop blo fixloop