GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-03-28 18:11:33 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

arm64: zynqmp: Get rid of emulation platforms

Browse source 
ZynqMP emulation platforms are no longer tested and supported that's why
remove macros and code around.

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
This commit is contained in:
Michal Simek 2018-05-14 15:33:22 +02:00
parent d348beaa63
commit 8dd94a8fe5
3 changed files with 1 additions and 15 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
arch/arm/cpu/armv8/zynqmp/clk.c
View file

@ -16,10 +16,6 @@ unsigned long zynqmp_get_system_timer_freq(void)
u32 ver = zynqmp_get_silicon_version(); u32 ver = zynqmp_get_silicon_version();
switch (ver) { switch (ver) {
case ZYNQMP_CSU_VERSION_VELOCE:
return 10000;
case ZYNQMP_CSU_VERSION_EP108:
return 4000000;
case ZYNQMP_CSU_VERSION_QEMU: case ZYNQMP_CSU_VERSION_QEMU:
return 50000000; return 50000000;
} }
@ -40,11 +36,7 @@ int set_cpu_clk_info(void)
{ {
gd->cpu_clk = get_tbclk(); gd->cpu_clk = get_tbclk();
/* Support Veloce to show at least 1MHz via bdi */ gd->bd->bi_arm_freq = gd->cpu_clk / 1000000;
if (gd->cpu_clk > 1000000)
gd->bd->bi_arm_freq = gd->cpu_clk / 1000000;
else
gd->bd->bi_arm_freq = 1;
gd->bd->bi_dsp_freq = 0; gd->bd->bi_dsp_freq = 0;

4
arch/arm/cpu/armv8/zynqmp/cpu.c
View file

@ -135,12 +135,8 @@ unsigned int zynqmp_get_silicon_version(void)
gd->cpu_clk = get_tbclk(); gd->cpu_clk = get_tbclk();
switch (gd->cpu_clk) { switch (gd->cpu_clk) {
case 0 ... 1000000:
return ZYNQMP_CSU_VERSION_VELOCE;
case 50000000: case 50000000:
return ZYNQMP_CSU_VERSION_QEMU; return ZYNQMP_CSU_VERSION_QEMU;
case 4000000:
return ZYNQMP_CSU_VERSION_EP108;
} }
return ZYNQMP_CSU_VERSION_SILICON; return ZYNQMP_CSU_VERSION_SILICON;

2
arch/arm/include/asm/arch-zynqmp/hardware.h
View file

@ -130,8 +130,6 @@ struct apu_regs {
/* Board version value */ /* Board version value */
#define ZYNQMP_CSU_BASEADDR 0xFFCA0000 #define ZYNQMP_CSU_BASEADDR 0xFFCA0000
#define ZYNQMP_CSU_VERSION_SILICON 0x0 #define ZYNQMP_CSU_VERSION_SILICON 0x0
#define ZYNQMP_CSU_VERSION_EP108 0x1
#define ZYNQMP_CSU_VERSION_VELOCE 0x2
#define ZYNQMP_CSU_VERSION_QEMU 0x3 #define ZYNQMP_CSU_VERSION_QEMU 0x3
#define ZYNQMP_CSU_VERSION_EMPTY_SHIFT 20 #define ZYNQMP_CSU_VERSION_EMPTY_SHIFT 20