mirror of
https://github.com/Fishwaldo/u-boot.git
synced 2025-03-18 21:21:37 +00:00
Merge branch 'master' of git://git.denx.de/u-boot-mpc83xx
This commit is contained in:
commit
95d4b70d50
2 changed files with 9 additions and 7 deletions
|
@ -118,23 +118,23 @@
|
|||
| ( 8 << TIMING_CFG0_ODT_PD_EXIT_SHIFT ) \
|
||||
| ( 2 << TIMING_CFG0_MRS_CYC_SHIFT ) )
|
||||
/* 0x00220802 */
|
||||
#define CONFIG_SYS_DDR_TIMING_1 ( ( 3 << TIMING_CFG1_PRETOACT_SHIFT ) \
|
||||
| ( 9 << TIMING_CFG1_ACTTOPRE_SHIFT ) \
|
||||
| ( 3 << TIMING_CFG1_ACTTORW_SHIFT ) \
|
||||
#define CONFIG_SYS_DDR_TIMING_1 ( ( 2 << TIMING_CFG1_PRETOACT_SHIFT ) \
|
||||
| ( 7 << TIMING_CFG1_ACTTOPRE_SHIFT ) \
|
||||
| ( 2 << TIMING_CFG1_ACTTORW_SHIFT ) \
|
||||
| ( 5 << TIMING_CFG1_CASLAT_SHIFT ) \
|
||||
| ( 6 << TIMING_CFG1_REFREC_SHIFT ) \
|
||||
| ( 2 << TIMING_CFG1_WRREC_SHIFT ) \
|
||||
| ( 2 << TIMING_CFG1_ACTTOACT_SHIFT ) \
|
||||
| ( 2 << TIMING_CFG1_WRTORD_SHIFT ) )
|
||||
/* 0x39356222 */
|
||||
/* 0x27256222 */
|
||||
#define CONFIG_SYS_DDR_TIMING_2 ( ( 1 << TIMING_CFG2_ADD_LAT_SHIFT ) \
|
||||
| ( 4 << TIMING_CFG2_CPO_SHIFT ) \
|
||||
| ( 2 << TIMING_CFG2_WR_LAT_DELAY_SHIFT ) \
|
||||
| ( 2 << TIMING_CFG2_RD_TO_PRE_SHIFT ) \
|
||||
| ( 2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT ) \
|
||||
| ( 3 << TIMING_CFG2_CKE_PLS_SHIFT ) \
|
||||
| ( 7 << TIMING_CFG2_FOUR_ACT_SHIFT) )
|
||||
/* 0x121048c7 */
|
||||
| ( 5 << TIMING_CFG2_FOUR_ACT_SHIFT) )
|
||||
/* 0x121048c5 */
|
||||
#define CONFIG_SYS_DDR_INTERVAL ( ( 0x0360 << SDRAM_INTERVAL_REFINT_SHIFT ) \
|
||||
| ( 0x0100 << SDRAM_INTERVAL_BSTOPRE_SHIFT ) )
|
||||
/* 0x03600100 */
|
||||
|
|
|
@ -887,7 +887,9 @@
|
|||
#define TIMING_CFG1_WRTORD_SHIFT 0
|
||||
#define TIMING_CFG1_CASLAT_20 0x00030000 /* CAS latency = 2.0 */
|
||||
#define TIMING_CFG1_CASLAT_25 0x00040000 /* CAS latency = 2.5 */
|
||||
#define TIMING_CFG1_CASLAT_30 0x00050000 /* CAS latency = 2.5 */
|
||||
#define TIMING_CFG1_CASLAT_30 0x00050000 /* CAS latency = 3.0 */
|
||||
#define TIMING_CFG1_CASLAT_35 0x00060000 /* CAS latency = 3.5 */
|
||||
#define TIMING_CFG1_CASLAT_40 0x00070000 /* CAS latency = 4.0 */
|
||||
|
||||
/* TIMING_CFG_2 - DDR SDRAM Timing Configuration 2
|
||||
*/
|
||||
|
|
Loading…
Add table
Reference in a new issue