GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-03-21 22:51:37 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

dm: pci: Add a function to write a BAR

Browse source 
Add a driver-model version of the pci_write_bar32 function so that this is
supported in the new API.

Signed-off-by: Simon Glass <sjg@chromium.org>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
This commit is contained in:
Simon Glass 2016-01-18 20:19:15 -07:00 • committed by Bin Meng
parent a6eb93b321
commit 9d731c82f0
2 changed files with 23 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
drivers/pci/pci-uclass.c
View file

@ -1053,6 +1053,14 @@ u32 dm_pci_read_bar32(struct udevice *dev, int barnum)
return addr & PCI_BASE_ADDRESS_MEM_MASK; return addr & PCI_BASE_ADDRESS_MEM_MASK;
} }
void dm_pci_write_bar32(struct udevice *dev, int barnum, u32 addr)
{
int bar;
bar = PCI_BASE_ADDRESS_0 + barnum * 4;
dm_pci_write_config32(dev, bar, addr);
}
static int _dm_pci_bus_to_phys(struct udevice *ctlr, static int _dm_pci_bus_to_phys(struct udevice *ctlr,
pci_addr_t bus_addr, unsigned long flags, pci_addr_t bus_addr, unsigned long flags,
unsigned long skip_mask, phys_addr_t *pa) unsigned long skip_mask, phys_addr_t *pa)

17
include/pci.h
View file

@ -757,7 +757,9 @@ extern void pci_mpc85xx_init (struct pci_controller *hose);
/** /**
* pci_write_bar32() - Write the address of a BAR including control bits * pci_write_bar32() - Write the address of a BAR including control bits
* *
* This writes a raw address (with control bits) to a bar * This writes a raw address (with control bits) to a bar. This can be used
* with devices which require hard-coded addresses, not part of the normal
* PCI enumeration process.
* *
* @hose: PCI hose to use * @hose: PCI hose to use
* @dev: PCI device to update * @dev: PCI device to update
@ -765,7 +767,7 @@ extern void pci_mpc85xx_init (struct pci_controller *hose);
* @addr: BAR address with control bits * @addr: BAR address with control bits
*/ */
void pci_write_bar32(struct pci_controller *hose, pci_dev_t dev, int barnum, void pci_write_bar32(struct pci_controller *hose, pci_dev_t dev, int barnum,
u32 addr_and_ctrl); u32 addr);
/** /**
* pci_read_bar32() - read the address of a bar * pci_read_bar32() - read the address of a bar
@ -1166,6 +1168,17 @@ struct udevice *pci_get_controller(struct udevice *dev);
int pci_get_regions(struct udevice *dev, struct pci_region **iop, int pci_get_regions(struct udevice *dev, struct pci_region **iop,
struct pci_region **memp, struct pci_region **prefp); struct pci_region **memp, struct pci_region **prefp);
/**
* dm_pci_write_bar32() - Write the address of a BAR
*
* This writes a raw address to a bar
*
* @dev: PCI device to update
* @barnum: BAR number (0-5)
* @addr: BAR address
*/
void dm_pci_write_bar32(struct udevice *dev, int barnum, u32 addr);
/** /**
* dm_pci_read_bar32() - read a base address register from a device * dm_pci_read_bar32() - read a base address register from a device
* *