mirror of
https://github.com/Fishwaldo/u-boot.git
synced 2025-06-28 01:22:20 +00:00
Unify pixis_reset altbank across board families
Basically, refactor the CFG_PIXIS_VBOOT_MASK values into the separate board config files. Signed-off-by: Jason Jin <Jason.jin@freescale.com> Signed-off-by: Jon Loeliger <jdl@freescale.com>
This commit is contained in:
parent
a8318ec205
commit
9f23ca334a
3 changed files with 6 additions and 1 deletions
|
@ -207,13 +207,16 @@ void read_from_px_regs_altbank(int set)
|
||||||
out8(PIXIS_BASE + PIXIS_VCFGEN1, tmp);
|
out8(PIXIS_BASE + PIXIS_VCFGEN1, tmp);
|
||||||
}
|
}
|
||||||
|
|
||||||
|
#ifndef CFG_PIXIS_VBOOT_MASK
|
||||||
|
#define CFG_PIXIS_VBOOT_MASK 0x40
|
||||||
|
#endif
|
||||||
|
|
||||||
void set_altbank(void)
|
void set_altbank(void)
|
||||||
{
|
{
|
||||||
u8 tmp;
|
u8 tmp;
|
||||||
|
|
||||||
tmp = in8(PIXIS_BASE + PIXIS_VBOOT);
|
tmp = in8(PIXIS_BASE + PIXIS_VBOOT);
|
||||||
tmp ^= 0x40;
|
tmp ^= CFG_PIXIS_VBOOT_MASK;
|
||||||
|
|
||||||
out8(PIXIS_BASE + PIXIS_VBOOT, tmp);
|
out8(PIXIS_BASE + PIXIS_VBOOT, tmp);
|
||||||
}
|
}
|
||||||
|
|
|
@ -198,6 +198,7 @@ extern unsigned long get_board_sys_clk(unsigned long dummy);
|
||||||
#define PIXIS_VSPEED1 0x18 /* VELA VSpeed 1 */
|
#define PIXIS_VSPEED1 0x18 /* VELA VSpeed 1 */
|
||||||
#define PIXIS_VCLKH 0x19 /* VELA VCLKH register */
|
#define PIXIS_VCLKH 0x19 /* VELA VCLKH register */
|
||||||
#define PIXIS_VCLKL 0x1A /* VELA VCLKL register */
|
#define PIXIS_VCLKL 0x1A /* VELA VCLKL register */
|
||||||
|
#define CFG_PIXIS_VBOOT_MASK 0x40 /* Reset altbank mask*/
|
||||||
|
|
||||||
|
|
||||||
/* define to use L1 as initial stack */
|
/* define to use L1 as initial stack */
|
||||||
|
|
|
@ -201,6 +201,7 @@ extern unsigned long get_board_sys_clk(unsigned long dummy);
|
||||||
#define PIXIS_VSPEED1 0x18 /* VELA VSpeed 1 */
|
#define PIXIS_VSPEED1 0x18 /* VELA VSpeed 1 */
|
||||||
#define PIXIS_VCLKH 0x19 /* VELA VCLKH register */
|
#define PIXIS_VCLKH 0x19 /* VELA VCLKH register */
|
||||||
#define PIXIS_VCLKL 0x1A /* VELA VCLKL register */
|
#define PIXIS_VCLKL 0x1A /* VELA VCLKL register */
|
||||||
|
#define CFG_PIXIS_VBOOT_MASK 0x40 /* Reset altbank mask*/
|
||||||
|
|
||||||
#define CFG_MAX_FLASH_BANKS 2 /* number of banks */
|
#define CFG_MAX_FLASH_BANKS 2 /* number of banks */
|
||||||
#define CFG_MAX_FLASH_SECT 128 /* sectors per device */
|
#define CFG_MAX_FLASH_SECT 128 /* sectors per device */
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue