mirror of
https://github.com/Fishwaldo/u-boot.git
synced 2025-03-19 13:41:31 +00:00
ppc4xx: lwmon5: Support for 128 MByte NOR FLASH added
The used Intel NOR FLASH chips have internally two dies, and are now treated as two seperate chips. Signed-off-by: Stefan Roese <sr@denx.de>
This commit is contained in:
parent
aedf5bde17
commit
9f24a808f1
2 changed files with 8 additions and 6 deletions
|
@ -158,13 +158,13 @@ int misc_init_r(void)
|
||||||
(void)flash_protect(FLAG_PROTECT_SET,
|
(void)flash_protect(FLAG_PROTECT_SET,
|
||||||
-CFG_MONITOR_LEN,
|
-CFG_MONITOR_LEN,
|
||||||
0xffffffff,
|
0xffffffff,
|
||||||
&flash_info[0]);
|
&flash_info[1]);
|
||||||
|
|
||||||
/* Env protection ON by default */
|
/* Env protection ON by default */
|
||||||
(void)flash_protect(FLAG_PROTECT_SET,
|
(void)flash_protect(FLAG_PROTECT_SET,
|
||||||
CFG_ENV_ADDR_REDUND,
|
CFG_ENV_ADDR_REDUND,
|
||||||
CFG_ENV_ADDR_REDUND + 2*CFG_ENV_SECT_SIZE - 1,
|
CFG_ENV_ADDR_REDUND + 2*CFG_ENV_SECT_SIZE - 1,
|
||||||
&flash_info[0]);
|
&flash_info[1]);
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* USB suff...
|
* USB suff...
|
||||||
|
|
|
@ -46,7 +46,7 @@
|
||||||
|
|
||||||
#define CFG_BOOT_BASE_ADDR 0xf0000000
|
#define CFG_BOOT_BASE_ADDR 0xf0000000
|
||||||
#define CFG_SDRAM_BASE 0x00000000 /* _must_ be 0 */
|
#define CFG_SDRAM_BASE 0x00000000 /* _must_ be 0 */
|
||||||
#define CFG_FLASH_BASE 0xfc000000 /* start of FLASH */
|
#define CFG_FLASH_BASE 0xf8000000 /* start of FLASH */
|
||||||
#define CFG_MONITOR_BASE TEXT_BASE
|
#define CFG_MONITOR_BASE TEXT_BASE
|
||||||
#define CFG_LIME_BASE_0 0xc0000000
|
#define CFG_LIME_BASE_0 0xc0000000
|
||||||
#define CFG_LIME_BASE_1 0xc1000000
|
#define CFG_LIME_BASE_1 0xc1000000
|
||||||
|
@ -105,9 +105,11 @@
|
||||||
#define CFG_FLASH_CFI /* The flash is CFI compatible */
|
#define CFG_FLASH_CFI /* The flash is CFI compatible */
|
||||||
#define CFG_FLASH_CFI_DRIVER /* Use common CFI driver */
|
#define CFG_FLASH_CFI_DRIVER /* Use common CFI driver */
|
||||||
|
|
||||||
#define CFG_FLASH_BANKS_LIST { CFG_FLASH_BASE }
|
#define CFG_FLASH0 0xFC000000
|
||||||
|
#define CFG_FLASH1 0xF8000000
|
||||||
|
#define CFG_FLASH_BANKS_LIST { CFG_FLASH1, CFG_FLASH0 }
|
||||||
|
|
||||||
#define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
|
#define CFG_MAX_FLASH_BANKS 2 /* max number of memory banks */
|
||||||
#define CFG_MAX_FLASH_SECT 512 /* max number of sectors on one chip */
|
#define CFG_MAX_FLASH_SECT 512 /* max number of sectors on one chip */
|
||||||
|
|
||||||
#define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
|
#define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
|
||||||
|
@ -319,7 +321,7 @@
|
||||||
|
|
||||||
/* Memory Bank 0 (NOR-FLASH) initialization */
|
/* Memory Bank 0 (NOR-FLASH) initialization */
|
||||||
#define CFG_EBC_PB0AP 0x03050200
|
#define CFG_EBC_PB0AP 0x03050200
|
||||||
#define CFG_EBC_PB0CR (CFG_FLASH | 0xdc000)
|
#define CFG_EBC_PB0CR (CFG_FLASH | 0xfc000)
|
||||||
|
|
||||||
/* Memory Bank 1 (Lime) initialization */
|
/* Memory Bank 1 (Lime) initialization */
|
||||||
#define CFG_EBC_PB1AP 0x01004380
|
#define CFG_EBC_PB1AP 0x01004380
|
||||||
|
|
Loading…
Add table
Reference in a new issue