mirror of
https://github.com/Fishwaldo/u-boot.git
synced 2025-03-18 05:01:30 +00:00
Tegra30: Add common CPU (shared) files
These files are used by both SPL and main U-Boot. Also made minor changes to shared Tegra code to support T30 differences. Signed-off-by: Tom Warren <twarren@nvidia.com> Reviewed-by: Stephen Warren <swarren@nvidia.com>
This commit is contained in:
Tom Warren
Tom Warren
parent
5576aab517
commit
b2871037d2
9 changed files with 1768 additions and 56 deletions
|
|
@ -20,10 +20,14 @@
|
|||
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||||
* MA 02111-1307 USA
|
||||
*/
|
||||
|
||||
/* Tegra AP (Application Processor) code */
|
||||
|
||||
#include <common.h>
|
||||
#include <asm/io.h>
|
||||
#include <asm/arch/gp_padctrl.h>
|
||||
#include <asm/arch-tegra/ap.h>
|
||||
#include <asm/arch-tegra/clock.h>
|
||||
#include <asm/arch-tegra/fuse.h>
|
||||
#include <asm/arch-tegra/pmc.h>
|
||||
#include <asm/arch-tegra/scu.h>
|
||||
|
|
@ -58,6 +62,12 @@ int tegra_get_chip_type(void)
|
|||
return TEGRA_SOC_T25;
|
||||
}
|
||||
break;
|
||||
case CHIPID_TEGRA30:
|
||||
switch (tegra_sku_id) {
|
||||
case SKU_ID_T30:
|
||||
return TEGRA_SOC_T30;
|
||||
}
|
||||
break;
|
||||
}
|
||||
/* unknown sku id */
|
||||
return TEGRA_SOC_UNKNOWN;
|
||||
|
|
@ -93,7 +103,7 @@ static u32 get_odmdata(void)
|
|||
|
||||
u32 bct_start, odmdata;
|
||||
|
||||
bct_start = readl(AP20_BASE_PA_SRAM + NVBOOTINFOTABLE_BCTPTR);
|
||||
bct_start = readl(NV_PA_BASE_SRAM + NVBOOTINFOTABLE_BCTPTR);
|
||||
odmdata = readl(bct_start + BCT_ODMDATA_OFFSET);
|
||||
|
||||
return odmdata;
|
||||
|
|
@ -127,5 +137,5 @@ void s_init(void)
|
|||
"orr r0, r0, #0x41\n"
|
||||
"mcr p15, 0, r0, c1, c0, 1\n");
|
||||
|
||||
/* FIXME: should have ap20's L2 disabled too? */
|
||||
/* FIXME: should have SoC's L2 disabled too? */
|
||||
}
|
||||
|
|
|
|||
|
|
@ -54,16 +54,37 @@ unsigned int query_sdram_size(void)
|
|||
reg = readl(&pmc->pmc_scratch20);
|
||||
debug("pmc->pmc_scratch20 (ODMData) = 0x%08x\n", reg);
|
||||
|
||||
/* bits 31:28 in OdmData are used for RAM size */
|
||||
#if defined(CONFIG_TEGRA20)
|
||||
/* bits 30:28 in OdmData are used for RAM size on T20 */
|
||||
reg &= 0x70000000;
|
||||
|
||||
switch ((reg) >> 28) {
|
||||
case 1:
|
||||
return 0x10000000; /* 256 MB */
|
||||
case 0:
|
||||
case 2:
|
||||
default:
|
||||
return 0x20000000; /* 512 MB */
|
||||
case 3:
|
||||
return 0x40000000; /* 1GB */
|
||||
}
|
||||
#else /* Tegra30 */
|
||||
/* bits 31:28 in OdmData are used for RAM size on T30 */
|
||||
switch ((reg) >> 28) {
|
||||
case 0:
|
||||
case 1:
|
||||
default:
|
||||
return 0x10000000; /* 256 MB */
|
||||
case 2:
|
||||
return 0x20000000; /* 512 MB */
|
||||
case 3:
|
||||
return 0x30000000; /* 768 MB */
|
||||
case 4:
|
||||
return 0x40000000; /* 1GB */
|
||||
case 8:
|
||||
return 0x7ff00000; /* 2GB - 1MB */
|
||||
}
|
||||
#endif
|
||||
}
|
||||
|
||||
int dram_init(void)
|
||||
|
|
@ -82,19 +103,27 @@ int checkboard(void)
|
|||
#endif /* CONFIG_DISPLAY_BOARDINFO */
|
||||
|
||||
static int uart_configs[] = {
|
||||
#if defined(CONFIG_TEGRA_UARTA_UAA_UAB)
|
||||
#if defined(CONFIG_TEGRA20)
|
||||
#if defined(CONFIG_TEGRA_UARTA_UAA_UAB)
|
||||
FUNCMUX_UART1_UAA_UAB,
|
||||
#elif defined(CONFIG_TEGRA_UARTA_GPU)
|
||||
#elif defined(CONFIG_TEGRA_UARTA_GPU)
|
||||
FUNCMUX_UART1_GPU,
|
||||
#elif defined(CONFIG_TEGRA_UARTA_SDIO1)
|
||||
#elif defined(CONFIG_TEGRA_UARTA_SDIO1)
|
||||
FUNCMUX_UART1_SDIO1,
|
||||
#else
|
||||
#else
|
||||
FUNCMUX_UART1_IRRX_IRTX,
|
||||
#endif
|
||||
#endif
|
||||
FUNCMUX_UART2_IRDA,
|
||||
-1,
|
||||
FUNCMUX_UART4_GMC,
|
||||
-1,
|
||||
#else /* Tegra30 */
|
||||
FUNCMUX_UART1_ULPI, /* UARTA */
|
||||
-1,
|
||||
-1,
|
||||
-1,
|
||||
-1,
|
||||
#endif
|
||||
};
|
||||
|
||||
/**
|
||||
|
|
|
|||
|
|
@ -22,12 +22,26 @@
|
|||
*/
|
||||
|
||||
#include <common.h>
|
||||
#include <linux/ctype.h>
|
||||
|
||||
#ifdef CONFIG_DISPLAY_CPUINFO
|
||||
void upstring(char *s)
|
||||
{
|
||||
while (*s) {
|
||||
*s = toupper(*s);
|
||||
s++;
|
||||
}
|
||||
}
|
||||
|
||||
/* Print CPU information */
|
||||
int print_cpuinfo(void)
|
||||
{
|
||||
puts("TEGRA20\n");
|
||||
char soc_name[10];
|
||||
|
||||
strncpy(soc_name, CONFIG_SYS_SOC, 10);
|
||||
upstring(soc_name);
|
||||
puts(soc_name);
|
||||
puts("\n");
|
||||
|
||||
/* TBD: Add printf of major/minor rev info, stepping, etc. */
|
||||
return 0;
|
||||
|
|
|
|||
|
|
@ -46,7 +46,7 @@ DECLARE_GLOBAL_DATA_PTR;
|
|||
* This is the place in SRAM where the SDRAM parameters are stored. There
|
||||
* are 4 blocks, one for each RAM code
|
||||
*/
|
||||
#define SDRAM_PARAMS_BASE (AP20_BASE_PA_SRAM + 0x188)
|
||||
#define SDRAM_PARAMS_BASE (NV_PA_BASE_SRAM + 0x188)
|
||||
|
||||
/* TODO: If we later add support for the Misc GP controller, refactor this */
|
||||
union xm2cfga_reg {
|
||||
|
|
|
|||
44
arch/arm/cpu/tegra30-common/Makefile
Normal file
44
arch/arm/cpu/tegra30-common/Makefile
Normal file
|
|
@ -0,0 +1,44 @@
|
|||
#
|
||||
# Copyright (c) 2010-2012, NVIDIA CORPORATION. All rights reserved.
|
||||
#
|
||||
# (C) Copyright 2000-2008
|
||||
# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
||||
#
|
||||
# This program is free software; you can redistribute it and/or modify it
|
||||
# under the terms and conditions of the GNU General Public License,
|
||||
# version 2, as published by the Free Software Foundation.
|
||||
#
|
||||
# This program is distributed in the hope it will be useful, but WITHOUT
|
||||
# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
||||
# FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
||||
# more details.
|
||||
#
|
||||
# You should have received a copy of the GNU General Public License
|
||||
# along with this program. If not, see <http://www.gnu.org/licenses/>.
|
||||
#
|
||||
|
||||
include $(TOPDIR)/config.mk
|
||||
|
||||
# The AVP is ARMv4T architecture so we must use special compiler
|
||||
# flags for any startup files it might use.
|
||||
|
||||
LIB = $(obj)lib$(SOC)-common.o
|
||||
|
||||
COBJS-y += clock.o funcmux.o pinmux.o
|
||||
|
||||
SRCS := $(SOBJS:.o=.S) $(COBJS-y:.o=.c)
|
||||
OBJS := $(addprefix $(obj),$(SOBJS) $(COBJS-y))
|
||||
|
||||
all: $(obj).depend $(LIB)
|
||||
|
||||
$(LIB): $(OBJS)
|
||||
$(call cmd_link_o_target, $(OBJS))
|
||||
|
||||
#########################################################################
|
||||
|
||||
# defines $(obj).depend target
|
||||
include $(SRCTREE)/rules.mk
|
||||
|
||||
sinclude $(obj).depend
|
||||
|
||||
#########################################################################
|
||||
1092
arch/arm/cpu/tegra30-common/clock.c
Normal file
1092
arch/arm/cpu/tegra30-common/clock.c
Normal file
File diff suppressed because it is too large
Load diff
57
arch/arm/cpu/tegra30-common/funcmux.c
Normal file
57
arch/arm/cpu/tegra30-common/funcmux.c
Normal file
|
|
@ -0,0 +1,57 @@
|
|||
/*
|
||||
* Copyright (c) 2010-2012, NVIDIA CORPORATION. All rights reserved.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify it
|
||||
* under the terms and conditions of the GNU General Public License,
|
||||
* version 2, as published by the Free Software Foundation.
|
||||
*
|
||||
* This program is distributed in the hope it will be useful, but WITHOUT
|
||||
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
||||
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
||||
* more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License
|
||||
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
||||
*/
|
||||
|
||||
/* Tegra30 high-level function multiplexing */
|
||||
|
||||
#include <common.h>
|
||||
#include <asm/arch/clock.h>
|
||||
#include <asm/arch/funcmux.h>
|
||||
#include <asm/arch/pinmux.h>
|
||||
|
||||
int funcmux_select(enum periph_id id, int config)
|
||||
{
|
||||
int bad_config = config != FUNCMUX_DEFAULT;
|
||||
|
||||
switch (id) {
|
||||
case PERIPH_ID_UART1:
|
||||
switch (config) {
|
||||
case FUNCMUX_UART1_ULPI:
|
||||
pinmux_set_func(PINGRP_ULPI_DATA0, PMUX_FUNC_UARTA);
|
||||
pinmux_set_func(PINGRP_ULPI_DATA1, PMUX_FUNC_UARTA);
|
||||
pinmux_set_func(PINGRP_ULPI_DATA2, PMUX_FUNC_UARTA);
|
||||
pinmux_set_func(PINGRP_ULPI_DATA3, PMUX_FUNC_UARTA);
|
||||
pinmux_tristate_disable(PINGRP_ULPI_DATA0);
|
||||
pinmux_tristate_disable(PINGRP_ULPI_DATA1);
|
||||
pinmux_tristate_disable(PINGRP_ULPI_DATA2);
|
||||
pinmux_tristate_disable(PINGRP_ULPI_DATA3);
|
||||
break;
|
||||
}
|
||||
break;
|
||||
|
||||
/* Add other periph IDs here as needed */
|
||||
|
||||
default:
|
||||
debug("%s: invalid periph_id %d", __func__, id);
|
||||
return -1;
|
||||
}
|
||||
|
||||
if (bad_config) {
|
||||
debug("%s: invalid config %d for periph_id %d", __func__,
|
||||
config, id);
|
||||
return -1;
|
||||
}
|
||||
return 0;
|
||||
}
|
||||
506
arch/arm/cpu/tegra30-common/pinmux.c
Normal file
506
arch/arm/cpu/tegra30-common/pinmux.c
Normal file
|
|
@ -0,0 +1,506 @@
|
|||
/*
|
||||
* Copyright (c) 2010-2012, NVIDIA CORPORATION. All rights reserved.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify it
|
||||
* under the terms and conditions of the GNU General Public License,
|
||||
* version 2, as published by the Free Software Foundation.
|
||||
*
|
||||
* This program is distributed in the hope it will be useful, but WITHOUT
|
||||
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
||||
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
||||
* more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License
|
||||
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
||||
*/
|
||||
|
||||
/* Tegra30 pin multiplexing functions */
|
||||
|
||||
#include <common.h>
|
||||
#include <asm/io.h>
|
||||
#include <asm/arch/tegra.h>
|
||||
#include <asm/arch/pinmux.h>
|
||||
|
||||
struct tegra_pingroup_desc {
|
||||
const char *name;
|
||||
enum pmux_func funcs[4];
|
||||
enum pmux_func func_safe;
|
||||
enum pmux_vddio vddio;
|
||||
enum pmux_pin_io io;
|
||||
};
|
||||
|
||||
#define PMUX_MUXCTL_SHIFT 0
|
||||
#define PMUX_PULL_SHIFT 2
|
||||
#define PMUX_TRISTATE_SHIFT 4
|
||||
#define PMUX_TRISTATE_MASK (1 << PMUX_TRISTATE_SHIFT)
|
||||
#define PMUX_IO_SHIFT 5
|
||||
#define PMUX_OD_SHIFT 6
|
||||
#define PMUX_LOCK_SHIFT 7
|
||||
#define PMUX_IO_RESET_SHIFT 8
|
||||
|
||||
/* Convenient macro for defining pin group properties */
|
||||
#define PIN(pg_name, vdd, f0, f1, f2, f3, iod) \
|
||||
{ \
|
||||
.vddio = PMUX_VDDIO_ ## vdd, \
|
||||
.funcs = { \
|
||||
PMUX_FUNC_ ## f0, \
|
||||
PMUX_FUNC_ ## f1, \
|
||||
PMUX_FUNC_ ## f2, \
|
||||
PMUX_FUNC_ ## f3, \
|
||||
}, \
|
||||
.func_safe = PMUX_FUNC_RSVD1, \
|
||||
.io = PMUX_PIN_ ## iod, \
|
||||
}
|
||||
|
||||
/* Input and output pins */
|
||||
#define PINI(pg_name, vdd, f0, f1, f2, f3) \
|
||||
PIN(pg_name, vdd, f0, f1, f2, f3, INPUT)
|
||||
#define PINO(pg_name, vdd, f0, f1, f2, f3) \
|
||||
PIN(pg_name, vdd, f0, f1, f2, f3, OUTPUT)
|
||||
|
||||
const struct tegra_pingroup_desc tegra_soc_pingroups[PINGRP_COUNT] = {
|
||||
/* NAME VDD f0 f1 f2 f3 */
|
||||
PINI(ULPI_DATA0, BB, SPI3, HSI, UARTA, ULPI),
|
||||
PINI(ULPI_DATA1, BB, SPI3, HSI, UARTA, ULPI),
|
||||
PINI(ULPI_DATA2, BB, SPI3, HSI, UARTA, ULPI),
|
||||
PINI(ULPI_DATA3, BB, SPI3, HSI, UARTA, ULPI),
|
||||
PINI(ULPI_DATA4, BB, SPI2, HSI, UARTA, ULPI),
|
||||
PINI(ULPI_DATA5, BB, SPI2, HSI, UARTA, ULPI),
|
||||
PINI(ULPI_DATA6, BB, SPI2, HSI, UARTA, ULPI),
|
||||
PINI(ULPI_DATA7, BB, SPI2, HSI, UARTA, ULPI),
|
||||
PINI(ULPI_CLK, BB, SPI1, RSVD2, UARTD, ULPI),
|
||||
PINI(ULPI_DIR, BB, SPI1, RSVD2, UARTD, ULPI),
|
||||
PINI(ULPI_NXT, BB, SPI1, RSVD2, UARTD, ULPI),
|
||||
PINI(ULPI_STP, BB, SPI1, RSVD2, UARTD, ULPI),
|
||||
PINI(DAP3_FS, BB, I2S2, RSVD2, DISPA, DISPB),
|
||||
PINI(DAP3_DIN, BB, I2S2, RSVD2, DISPA, DISPB),
|
||||
PINI(DAP3_DOUT, BB, I2S2, RSVD2, DISPA, DISPB),
|
||||
PINI(DAP3_SCLK, BB, I2S2, RSVD2, DISPA, DISPB),
|
||||
PINI(GPIO_PV0, BB, RSVD1, RSVD2, RSVD3, RSVD4),
|
||||
PINI(GPIO_PV1, BB, RSVD1, RSVD2, RSVD3, RSVD4),
|
||||
PINI(SDMMC1_CLK, SDMMC1, SDMMC1, RSVD2, RSVD3, UARTA),
|
||||
PINI(SDMMC1_CMD, SDMMC1, SDMMC1, RSVD2, RSVD3, UARTA),
|
||||
PINI(SDMMC1_DAT3, SDMMC1, SDMMC1, RSVD2, UARTE, UARTA),
|
||||
PINI(SDMMC1_DAT2, SDMMC1, SDMMC1, RSVD2, UARTE, UARTA),
|
||||
PINI(SDMMC1_DAT1, SDMMC1, SDMMC1, RSVD2, UARTE, UARTA),
|
||||
PINI(SDMMC1_DAT0, SDMMC1, SDMMC1, RSVD2, UARTE, UARTA),
|
||||
PINI(GPIO_PV2, SDMMC1, OWR, RSVD2, RSVD3, RSVD4),
|
||||
PINI(GPIO_PV3, SDMMC1, CLK_12M_OUT, RSVD2, RSVD3, RSVD4),
|
||||
PINI(CLK2_OUT, SDMMC1, EXTPERIPH2, RSVD2, RSVD3, RSVD4),
|
||||
PINI(CLK2_REQ, SDMMC1, DAP, RSVD2, RSVD3, RSVD4),
|
||||
PINO(LCD_PWR1, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_PWR2, LCD, DISPA, DISPB, SPI5, HDCP),
|
||||
PINO(LCD_SDIN, LCD, DISPA, DISPB, SPI5, RSVD4),
|
||||
PINO(LCD_SDOUT, LCD, DISPA, DISPB, SPI5, HDCP),
|
||||
PINO(LCD_WR_N, LCD, DISPA, DISPB, SPI5, HDCP),
|
||||
PINO(LCD_CS0_N, LCD, DISPA, DISPB, SPI5, RSVD4),
|
||||
PINO(LCD_DC0, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_SCK, LCD, DISPA, DISPB, SPI5, HDCP),
|
||||
PINO(LCD_PWR0, LCD, DISPA, DISPB, SPI5, HDCP),
|
||||
PINO(LCD_PCLK, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_DE, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_HSYNC, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_VSYNC, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_D0, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_D1, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_D2, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_D3, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_D4, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_D5, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_D6, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_D7, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_D8, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_D9, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_D10, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_D11, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_D12, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_D13, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_D14, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_D15, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_D16, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_D17, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_D18, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_D19, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_D20, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_D21, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_D22, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_D23, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_CS1_N, LCD, DISPA, DISPB, SPI5, RSVD4),
|
||||
PINO(LCD_M1, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINO(LCD_DC1, LCD, DISPA, DISPB, RSVD3, RSVD4),
|
||||
PINI(HDMI_INT, LCD, HDMI, RSVD2, RSVD3, RSVD4),
|
||||
PINI(DDC_SCL, LCD, I2C4, RSVD2, RSVD3, RSVD4),
|
||||
PINI(DDC_SDA, LCD, I2C4, RSVD2, RSVD3, RSVD4),
|
||||
PINI(CRT_HSYNC, LCD, CRT, RSVD2, RSVD3, RSVD4),
|
||||
PINI(CRT_VSYNC, LCD, CRT, RSVD2, RSVD3, RSVD4),
|
||||
PINI(VI_D0, VI, DDR, RSVD2, VI, RSVD4),
|
||||
PINI(VI_D1, VI, DDR, SDMMC2, VI, RSVD4),
|
||||
PINI(VI_D2, VI, DDR, SDMMC2, VI, RSVD4),
|
||||
PINI(VI_D3, VI, DDR, SDMMC2, VI, RSVD4),
|
||||
PINI(VI_D4, VI, DDR, SDMMC2, VI, RSVD4),
|
||||
PINI(VI_D5, VI, DDR, SDMMC2, VI, RSVD4),
|
||||
PINI(VI_D6, VI, DDR, SDMMC2, VI, RSVD4),
|
||||
PINI(VI_D7, VI, DDR, SDMMC2, VI, RSVD4),
|
||||
PINI(VI_D8, VI, DDR, SDMMC2, VI, RSVD4),
|
||||
PINI(VI_D9, VI, DDR, SDMMC2, VI, RSVD4),
|
||||
PINI(VI_D10, VI, DDR, RSVD2, VI, RSVD4),
|
||||
PINI(VI_D11, VI, DDR, RSVD2, VI, RSVD4),
|
||||
PINI(VI_PCLK, VI, RSVD1, SDMMC2, VI, RSVD4),
|
||||
PINI(VI_MCLK, VI, VI, VI, VI, VI),
|
||||
PINI(VI_VSYNC, VI, DDR, RSVD2, VI, RSVD4),
|
||||
PINI(VI_HSYNC, VI, DDR, RSVD2, VI, RSVD4),
|
||||
PINI(UART2_RXD, UART, UARTB, SPDIF, UARTA, SPI4),
|
||||
PINI(UART2_TXD, UART, UARTB, SPDIF, UARTA, SPI4),
|
||||
PINI(UART2_RTS_N, UART, UARTA, UARTB, GMI, SPI4),
|
||||
PINI(UART2_CTS_N, UART, UARTA, UARTB, GMI, SPI4),
|
||||
PINI(UART3_TXD, UART, UARTC, RSVD2, GMI, RSVD4),
|
||||
PINI(UART3_RXD, UART, UARTC, RSVD2, GMI, RSVD4),
|
||||
PINI(UART3_CTS_N, UART, UARTC, RSVD2, GMI, RSVD4),
|
||||
PINI(UART3_RTS_N, UART, UARTC, PWM0, GMI, RSVD4),
|
||||
PINI(GPIO_PU0, UART, OWR, UARTA, GMI, RSVD4),
|
||||
PINI(GPIO_PU1, UART, RSVD1, UARTA, GMI, RSVD4),
|
||||
PINI(GPIO_PU2, UART, RSVD1, UARTA, GMI, RSVD4),
|
||||
PINI(GPIO_PU3, UART, PWM0, UARTA, GMI, RSVD4),
|
||||
PINI(GPIO_PU4, UART, PWM1, UARTA, GMI, RSVD4),
|
||||
PINI(GPIO_PU5, UART, PWM2, UARTA, GMI, RSVD4),
|
||||
PINI(GPIO_PU6, UART, PWM3, UARTA, GMI, RSVD4),
|
||||
PINI(GEN1_I2C_SDA, UART, I2C1, RSVD2, RSVD3, RSVD4),
|
||||
PINI(GEN1_I2C_SCL, UART, I2C1, RSVD2, RSVD3, RSVD4),
|
||||
PINI(DAP4_FS, UART, I2S3, RSVD2, GMI, RSVD4),
|
||||
PINI(DAP4_DIN, UART, I2S3, RSVD2, GMI, RSVD4),
|
||||
PINI(DAP4_DOUT, UART, I2S3, RSVD2, GMI, RSVD4),
|
||||
PINI(DAP4_SCLK, UART, I2S3, RSVD2, GMI, RSVD4),
|
||||
PINI(CLK3_OUT, UART, EXTPERIPH3, RSVD2, RSVD3, RSVD4),
|
||||
PINI(CLK3_REQ, UART, DEV3, RSVD2, RSVD3, RSVD4),
|
||||
PINI(GMI_WP_N, GMI, RSVD1, NAND, GMI, GMI_ALT),
|
||||
PINI(GMI_IORDY, GMI, RSVD1, NAND, GMI, RSVD4),
|
||||
PINI(GMI_WAIT, GMI, RSVD1, NAND, GMI, RSVD4),
|
||||
PINI(GMI_ADV_N, GMI, RSVD1, NAND, GMI, RSVD4),
|
||||
PINI(GMI_CLK, GMI, RSVD1, NAND, GMI, RSVD4),
|
||||
PINI(GMI_CS0_N, GMI, RSVD1, NAND, GMI, DTV),
|
||||
PINI(GMI_CS1_N, GMI, RSVD1, NAND, GMI, DTV),
|
||||
PINI(GMI_CS2_N, GMI, RSVD1, NAND, GMI, RSVD4),
|
||||
PINI(GMI_CS3_N, GMI, RSVD1, NAND, GMI, GMI_ALT),
|
||||
PINI(GMI_CS4_N, GMI, RSVD1, NAND, GMI, RSVD4),
|
||||
PINI(GMI_CS6_N, GMI, NAND, NAND_ALT, GMI, SATA),
|
||||
PINI(GMI_CS7_N, GMI, NAND, NAND_ALT, GMI, GMI_ALT),
|
||||
PINI(GMI_AD0, GMI, RSVD1, NAND, GMI, RSVD4),
|
||||
PINI(GMI_AD1, GMI, RSVD1, NAND, GMI, RSVD4),
|
||||
PINI(GMI_AD2, GMI, RSVD1, NAND, GMI, RSVD4),
|
||||
PINI(GMI_AD3, GMI, RSVD1, NAND, GMI, RSVD4),
|
||||
PINI(GMI_AD4, GMI, RSVD1, NAND, GMI, RSVD4),
|
||||
PINI(GMI_AD5, GMI, RSVD1, NAND, GMI, RSVD4),
|
||||
PINI(GMI_AD6, GMI, RSVD1, NAND, GMI, RSVD4),
|
||||
PINI(GMI_AD7, GMI, RSVD1, NAND, GMI, RSVD4),
|
||||
PINI(GMI_AD8, GMI, PWM0, NAND, GMI, RSVD4),
|
||||
PINI(GMI_AD9, GMI, PWM1, NAND, GMI, RSVD4),
|
||||
PINI(GMI_AD10, GMI, PWM2, NAND, GMI, RSVD4),
|
||||
PINI(GMI_AD11, GMI, PWM3, NAND, GMI, RSVD4),
|
||||
PINI(GMI_AD12, GMI, RSVD1, NAND, GMI, RSVD4),
|
||||
PINI(GMI_AD13, GMI, RSVD1, NAND, GMI, RSVD4),
|
||||
PINI(GMI_AD14, GMI, RSVD1, NAND, GMI, RSVD4),
|
||||
PINI(GMI_AD15, GMI, RSVD1, NAND, GMI, RSVD4),
|
||||
PINI(GMI_A16, GMI, UARTD, SPI4, GMI, GMI_ALT),
|
||||
PINI(GMI_A17, GMI, UARTD, SPI4, GMI, DTV),
|
||||
PINI(GMI_A18, GMI, UARTD, SPI4, GMI, DTV),
|
||||
PINI(GMI_A19, GMI, UARTD, SPI4, GMI, RSVD4),
|
||||
PINI(GMI_WR_N, GMI, RSVD1, NAND, GMI, RSVD4),
|
||||
PINI(GMI_OE_N, GMI, RSVD1, NAND, GMI, RSVD4),
|
||||
PINI(GMI_DQS, GMI, RSVD1, NAND, GMI, RSVD4),
|
||||
PINI(GMI_RST_N, GMI, NAND, NAND_ALT, GMI, RSVD4),
|
||||
PINI(GEN2_I2C_SCL, GMI, I2C2, HDCP, GMI, RSVD4),
|
||||
PINI(GEN2_I2C_SDA, GMI, I2C2, HDCP, GMI, RSVD4),
|
||||
PINI(SDMMC4_CLK, SDMMC4, RSVD1, NAND, GMI, SDMMC4),
|
||||
PINI(SDMMC4_CMD, SDMMC4, I2C3, NAND, GMI, SDMMC4),
|
||||
PINI(SDMMC4_DAT0, SDMMC4, UARTE, SPI3, GMI, SDMMC4),
|
||||
PINI(SDMMC4_DAT1, SDMMC4, UARTE, SPI3, GMI, SDMMC4),
|
||||
PINI(SDMMC4_DAT2, SDMMC4, UARTE, SPI3, GMI, SDMMC4),
|
||||
PINI(SDMMC4_DAT3, SDMMC4, UARTE, SPI3, GMI, SDMMC4),
|
||||
PINI(SDMMC4_DAT4, SDMMC4, I2C3, I2S4, GMI, SDMMC4),
|
||||
PINI(SDMMC4_DAT5, SDMMC4, VGP3, I2S4, GMI, SDMMC4),
|
||||
PINI(SDMMC4_DAT6, SDMMC4, VGP4, I2S4, GMI, SDMMC4),
|
||||
PINI(SDMMC4_DAT7, SDMMC4, VGP5, I2S4, GMI, SDMMC4),
|
||||
PINI(SDMMC4_RST_N, SDMMC4, VGP6, RSVD2, RSVD3, SDMMC4),
|
||||
PINI(CAM_MCLK, CAM, VI, RSVD2, VI_ALT2, SDMMC4),
|
||||
PINI(GPIO_PCC1, CAM, I2S4, RSVD2, RSVD3, SDMMC4),
|
||||
PINI(GPIO_PBB0, CAM, I2S4, RSVD2, RSVD3, SDMMC4),
|
||||
PINI(CAM_I2C_SCL, CAM, VGP1, I2C3, RSVD3, SDMMC4),
|
||||
PINI(CAM_I2C_SDA, CAM, VGP2, I2C3, RSVD3, SDMMC4),
|
||||
PINI(GPIO_PBB3, CAM, VGP3, DISPA, DISPB, SDMMC4),
|
||||
PINI(GPIO_PBB4, CAM, VGP4, DISPA, DISPB, SDMMC4),
|
||||
PINI(GPIO_PBB5, CAM, VGP5, DISPA, DISPB, SDMMC4),
|
||||
PINI(GPIO_PBB6, CAM, VGP6, DISPA, DISPB, SDMMC4),
|
||||
PINI(GPIO_PBB7, CAM, I2S4, RSVD2, RSVD3, SDMMC4),
|
||||
PINI(GPIO_PCC2, CAM, I2S4, RSVD2, RSVD3, RSVD4),
|
||||
PINI(JTAG_RTCK, SYS, RTCK, RSVD2, RSVD3, RSVD4),
|
||||
PINI(PWR_I2C_SCL, SYS, I2CPWR, RSVD2, RSVD3, RSVD4),
|
||||
PINI(PWR_I2C_SDA, SYS, I2CPWR, RSVD2, RSVD3, RSVD4),
|
||||
PINI(KB_ROW0, SYS, KBC, NAND, RSVD3, RSVD4),
|
||||
PINI(KB_ROW1, SYS, KBC, NAND, RSVD3, RSVD4),
|
||||
PINI(KB_ROW2, SYS, KBC, NAND, RSVD3, RSVD4),
|
||||
PINI(KB_ROW3, SYS, KBC, NAND, RSVD3, RSVD4),
|
||||
PINI(KB_ROW4, SYS, KBC, NAND, TRACE, RSVD4),
|
||||
PINI(KB_ROW5, SYS, KBC, NAND, TRACE, OWR),
|
||||
PINI(KB_ROW6, SYS, KBC, NAND, SDMMC2, MIO),
|
||||
PINI(KB_ROW7, SYS, KBC, NAND, SDMMC2, MIO),
|
||||
PINI(KB_ROW8, SYS, KBC, NAND, SDMMC2, MIO),
|
||||
PINI(KB_ROW9, SYS, KBC, NAND, SDMMC2, MIO),
|
||||
PINI(KB_ROW10, SYS, KBC, NAND, SDMMC2, MIO),
|
||||
PINI(KB_ROW11, SYS, KBC, NAND, SDMMC2, MIO),
|
||||
PINI(KB_ROW12, SYS, KBC, NAND, SDMMC2, MIO),
|
||||
PINI(KB_ROW13, SYS, KBC, NAND, SDMMC2, MIO),
|
||||
PINI(KB_ROW14, SYS, KBC, NAND, SDMMC2, MIO),
|
||||
PINI(KB_ROW15, SYS, KBC, NAND, SDMMC2, MIO),
|
||||
PINI(KB_COL0, SYS, KBC, NAND, TRACE, TEST),
|
||||
PINI(KB_COL1, SYS, KBC, NAND, TRACE, TEST),
|
||||
PINI(KB_COL2, SYS, KBC, NAND, TRACE, RSVD4),
|
||||
PINI(KB_COL3, SYS, KBC, NAND, TRACE, RSVD4),
|
||||
PINI(KB_COL4, SYS, KBC, NAND, TRACE, RSVD4),
|
||||
PINI(KB_COL5, SYS, KBC, NAND, TRACE, RSVD4),
|
||||
PINI(KB_COL6, SYS, KBC, NAND, TRACE, MIO),
|
||||
PINI(KB_COL7, SYS, KBC, NAND, TRACE, MIO),
|
||||
PINI(CLK_32K_OUT, SYS, BLINK, RSVD2, RSVD3, RSVD4),
|
||||
PINI(SYS_CLK_REQ, SYS, SYSCLK, RSVD2, RSVD3, RSVD4),
|
||||
PINI(CORE_PWR_REQ, SYS, CORE_PWR_REQ, RSVD2, RSVD3, RSVD4),
|
||||
PINI(CPU_PWR_REQ, SYS, CPU_PWR_REQ, RSVD2, RSVD3, RSVD4),
|
||||
PINI(PWR_INT_N, SYS, PWR_INT_N, RSVD2, RSVD3, RSVD4),
|
||||
PINI(CLK_32K_IN, SYS, CLK_32K_IN, RSVD2, RSVD3, RSVD4),
|
||||
PINI(OWR, SYS, OWR, CEC, RSVD3, RSVD4),
|
||||
PINI(DAP1_FS, AUDIO, I2S0, HDA, GMI, SDMMC2),
|
||||
PINI(DAP1_DIN, AUDIO, I2S0, HDA, GMI, SDMMC2),
|
||||
PINI(DAP1_DOUT, AUDIO, I2S0, HDA, GMI, SDMMC2),
|
||||
PINI(DAP1_SCLK, AUDIO, I2S0, HDA, GMI, SDMMC2),
|
||||
PINI(CLK1_REQ, AUDIO, DAP, HDA, RSVD3, RSVD4),
|
||||
PINI(CLK1_OUT, AUDIO, EXTPERIPH1, RSVD2, RSVD3, RSVD4),
|
||||
PINI(SPDIF_IN, AUDIO, SPDIF, HDA, I2C1, SDMMC2),
|
||||
PINI(SPDIF_OUT, AUDIO, SPDIF, RSVD2, I2C1, SDMMC2),
|
||||
PINI(DAP2_FS, AUDIO, I2S1, HDA, RSVD3, GMI),
|
||||
PINI(DAP2_DIN, AUDIO, I2S1, HDA, RSVD3, GMI),
|
||||
PINI(DAP2_DOUT, AUDIO, I2S1, HDA, RSVD3, GMI),
|
||||
PINI(DAP2_SCLK, AUDIO, I2S1, HDA, RSVD3, GMI),
|
||||
PINI(SPI2_MOSI, AUDIO, SPI6, SPI2, GMI, GMI),
|
||||
PINI(SPI2_MISO, AUDIO, SPI6, SPI2, GMI, GMI),
|
||||
PINI(SPI2_CS0_N, AUDIO, SPI6, SPI2, GMI, GMI),
|
||||
PINI(SPI2_SCK, AUDIO, SPI6, SPI2, GMI, GMI),
|
||||
PINI(SPI1_MOSI, AUDIO, SPI2, SPI1, SPI2_ALT, GMI),
|
||||
PINI(SPI1_SCK, AUDIO, SPI2, SPI1, SPI2_ALT, GMI),
|
||||
PINI(SPI1_CS0_N, AUDIO, SPI2, SPI1, SPI2_ALT, GMI),
|
||||
PINI(SPI1_MISO, AUDIO, SPI3, SPI1, SPI2_ALT, RSVD4),
|
||||
PINI(SPI2_CS1_N, AUDIO, SPI3, SPI2, SPI2_ALT, I2C1),
|
||||
PINI(SPI2_CS2_N, AUDIO, SPI3, SPI2, SPI2_ALT, I2C1),
|
||||
PINI(SDMMC3_CLK, SDMMC3, UARTA, PWM2, SDMMC3, SPI3),
|
||||
PINI(SDMMC3_CMD, SDMMC3, UARTA, PWM3, SDMMC3, SPI2),
|
||||
PINI(SDMMC3_DAT0, SDMMC3, RSVD1, RSVD2, SDMMC3, SPI3),
|
||||
PINI(SDMMC3_DAT1, SDMMC3, RSVD1, RSVD2, SDMMC3, SPI3),
|
||||
PINI(SDMMC3_DAT2, SDMMC3, RSVD1, PWM1, SDMMC3, SPI3),
|
||||
PINI(SDMMC3_DAT3, SDMMC3, RSVD1, PWM0, SDMMC3, SPI3),
|
||||
PINI(SDMMC3_DAT4, SDMMC3, PWM1, SPI4, SDMMC3, SPI2),
|
||||
PINI(SDMMC3_DAT5, SDMMC3, PWM0, SPI4, SDMMC3, SPI2),
|
||||
PINI(SDMMC3_DAT6, SDMMC3, SPDIF, SPI4, SDMMC3, SPI2),
|
||||
PINI(SDMMC3_DAT7, SDMMC3, SPDIF, SPI4, SDMMC3, SPI2),
|
||||
PINI(PEX_L0_PRSNT_N, PEXCTL, PCIE, HDA, RSVD3, RSVD4),
|
||||
PINI(PEX_L0_RST_N, PEXCTL, PCIE, HDA, RSVD3, RSVD4),
|
||||
PINI(PEX_L0_CLKREQ_N, PEXCTL, PCIE, HDA, RSVD3, RSVD4),
|
||||
PINI(PEX_WAKE_N, PEXCTL, PCIE, HDA, RSVD3, RSVD4),
|
||||
PINI(PEX_L1_PRSNT_N, PEXCTL, PCIE, HDA, RSVD3, RSVD4),
|
||||
PINI(PEX_L1_RST_N, PEXCTL, PCIE, HDA, RSVD3, RSVD4),
|
||||
PINI(PEX_L1_CLKREQ_N, PEXCTL, PCIE, HDA, RSVD3, RSVD4),
|
||||
PINI(PEX_L2_PRSNT_N, PEXCTL, PCIE, HDA, RSVD3, RSVD4),
|
||||
PINI(PEX_L2_RST_N, PEXCTL, PCIE, HDA, RSVD3, RSVD4),
|
||||
PINI(PEX_L2_CLKREQ_N, PEXCTL, PCIE, HDA, RSVD3, RSVD4),
|
||||
PINI(HDMI_CEC, SYS, CEC, RSVD2, RSVD3, RSVD4),
|
||||
};
|
||||
|
||||
void pinmux_set_tristate(enum pmux_pingrp pin, int enable)
|
||||
{
|
||||
struct pmux_tri_ctlr *pmt =
|
||||
(struct pmux_tri_ctlr *)NV_PA_APB_MISC_BASE;
|
||||
u32 *tri = &pmt->pmt_ctl[pin];
|
||||
u32 reg;
|
||||
|
||||
/* Error check on pin */
|
||||
assert(pmux_pingrp_isvalid(pin));
|
||||
|
||||
reg = readl(tri);
|
||||
if (enable)
|
||||
reg |= PMUX_TRISTATE_MASK;
|
||||
else
|
||||
reg &= ~PMUX_TRISTATE_MASK;
|
||||
writel(reg, tri);
|
||||
}
|
||||
|
||||
void pinmux_tristate_enable(enum pmux_pingrp pin)
|
||||
{
|
||||
pinmux_set_tristate(pin, 1);
|
||||
}
|
||||
|
||||
void pinmux_tristate_disable(enum pmux_pingrp pin)
|
||||
{
|
||||
pinmux_set_tristate(pin, 0);
|
||||
}
|
||||
|
||||
void pinmux_set_pullupdown(enum pmux_pingrp pin, enum pmux_pull pupd)
|
||||
{
|
||||
struct pmux_tri_ctlr *pmt =
|
||||
(struct pmux_tri_ctlr *)NV_PA_APB_MISC_BASE;
|
||||
u32 *pull = &pmt->pmt_ctl[pin];
|
||||
u32 reg;
|
||||
|
||||
/* Error check on pin and pupd */
|
||||
assert(pmux_pingrp_isvalid(pin));
|
||||
assert(pmux_pin_pupd_isvalid(pupd));
|
||||
|
||||
reg = readl(pull);
|
||||
reg &= ~(0x3 << PMUX_PULL_SHIFT);
|
||||
reg |= (pupd << PMUX_PULL_SHIFT);
|
||||
writel(reg, pull);
|
||||
}
|
||||
|
||||
void pinmux_set_func(enum pmux_pingrp pin, enum pmux_func func)
|
||||
{
|
||||
struct pmux_tri_ctlr *pmt =
|
||||
(struct pmux_tri_ctlr *)NV_PA_APB_MISC_BASE;
|
||||
u32 *muxctl = &pmt->pmt_ctl[pin];
|
||||
int i, mux = -1;
|
||||
u32 reg;
|
||||
|
||||
/* Error check on pin and func */
|
||||
assert(pmux_pingrp_isvalid(pin));
|
||||
assert(pmux_func_isvalid(func));
|
||||
|
||||
/* Handle special values */
|
||||
if (func == PMUX_FUNC_SAFE)
|
||||
func = tegra_soc_pingroups[pin].func_safe;
|
||||
|
||||
if (func & PMUX_FUNC_RSVD1) {
|
||||
mux = func & 0x3;
|
||||
} else {
|
||||
/* Search for the appropriate function */
|
||||
for (i = 0; i < 4; i++) {
|
||||
if (tegra_soc_pingroups[pin].funcs[i] == func) {
|
||||
mux = i;
|
||||
break;
|
||||
}
|
||||
}
|
||||
}
|
||||
assert(mux != -1);
|
||||
|
||||
reg = readl(muxctl);
|
||||
reg &= ~(0x3 << PMUX_MUXCTL_SHIFT);
|
||||
reg |= (mux << PMUX_MUXCTL_SHIFT);
|
||||
writel(reg, muxctl);
|
||||
|
||||
}
|
||||
|
||||
void pinmux_set_io(enum pmux_pingrp pin, enum pmux_pin_io io)
|
||||
{
|
||||
struct pmux_tri_ctlr *pmt =
|
||||
(struct pmux_tri_ctlr *)NV_PA_APB_MISC_BASE;
|
||||
u32 *pin_io = &pmt->pmt_ctl[pin];
|
||||
u32 reg;
|
||||
|
||||
/* Error check on pin and io */
|
||||
assert(pmux_pingrp_isvalid(pin));
|
||||
assert(pmux_pin_io_isvalid(io));
|
||||
|
||||
reg = readl(pin_io);
|
||||
reg &= ~(0x1 << PMUX_IO_SHIFT);
|
||||
reg |= (io & 0x1) << PMUX_IO_SHIFT;
|
||||
writel(reg, pin_io);
|
||||
}
|
||||
|
||||
static int pinmux_set_lock(enum pmux_pingrp pin, enum pmux_pin_lock lock)
|
||||
{
|
||||
struct pmux_tri_ctlr *pmt =
|
||||
(struct pmux_tri_ctlr *)NV_PA_APB_MISC_BASE;
|
||||
u32 *pin_lock = &pmt->pmt_ctl[pin];
|
||||
u32 reg;
|
||||
|
||||
/* Error check on pin and lock */
|
||||
assert(pmux_pingrp_isvalid(pin));
|
||||
assert(pmux_pin_lock_isvalid(lock));
|
||||
|
||||
if (lock == PMUX_PIN_LOCK_DEFAULT)
|
||||
return 0;
|
||||
|
||||
reg = readl(pin_lock);
|
||||
reg &= ~(0x1 << PMUX_LOCK_SHIFT);
|
||||
if (lock == PMUX_PIN_LOCK_ENABLE)
|
||||
reg |= (0x1 << PMUX_LOCK_SHIFT);
|
||||
else {
|
||||
/* lock == DISABLE, which isn't possible */
|
||||
printf("%s: Warning: lock == %d, DISABLE is not allowed!\n",
|
||||
__func__, lock);
|
||||
}
|
||||
writel(reg, pin_lock);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int pinmux_set_od(enum pmux_pingrp pin, enum pmux_pin_od od)
|
||||
{
|
||||
struct pmux_tri_ctlr *pmt =
|
||||
(struct pmux_tri_ctlr *)NV_PA_APB_MISC_BASE;
|
||||
u32 *pin_od = &pmt->pmt_ctl[pin];
|
||||
u32 reg;
|
||||
|
||||
/* Error check on pin and od */
|
||||
assert(pmux_pingrp_isvalid(pin));
|
||||
assert(pmux_pin_od_isvalid(od));
|
||||
|
||||
if (od == PMUX_PIN_OD_DEFAULT)
|
||||
return 0;
|
||||
|
||||
reg = readl(pin_od);
|
||||
reg &= ~(0x1 << PMUX_OD_SHIFT);
|
||||
if (od == PMUX_PIN_OD_ENABLE)
|
||||
reg |= (0x1 << PMUX_OD_SHIFT);
|
||||
writel(reg, pin_od);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int pinmux_set_ioreset(enum pmux_pingrp pin,
|
||||
enum pmux_pin_ioreset ioreset)
|
||||
{
|
||||
struct pmux_tri_ctlr *pmt =
|
||||
(struct pmux_tri_ctlr *)NV_PA_APB_MISC_BASE;
|
||||
u32 *pin_ioreset = &pmt->pmt_ctl[pin];
|
||||
u32 reg;
|
||||
|
||||
/* Error check on pin and ioreset */
|
||||
assert(pmux_pingrp_isvalid(pin));
|
||||
assert(pmux_pin_ioreset_isvalid(ioreset));
|
||||
|
||||
if (ioreset == PMUX_PIN_IO_RESET_DEFAULT)
|
||||
return 0;
|
||||
|
||||
reg = readl(pin_ioreset);
|
||||
reg &= ~(0x1 << PMUX_IO_RESET_SHIFT);
|
||||
if (ioreset == PMUX_PIN_IO_RESET_ENABLE)
|
||||
reg |= (0x1 << PMUX_IO_RESET_SHIFT);
|
||||
writel(reg, pin_ioreset);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
void pinmux_config_pingroup(struct pingroup_config *config)
|
||||
{
|
||||
enum pmux_pingrp pin = config->pingroup;
|
||||
|
||||
pinmux_set_func(pin, config->func);
|
||||
pinmux_set_pullupdown(pin, config->pull);
|
||||
pinmux_set_tristate(pin, config->tristate);
|
||||
pinmux_set_io(pin, config->io);
|
||||
pinmux_set_lock(pin, config->lock);
|
||||
pinmux_set_od(pin, config->od);
|
||||
pinmux_set_ioreset(pin, config->ioreset);
|
||||
}
|
||||
|
||||
void pinmux_config_table(struct pingroup_config *config, int len)
|
||||
{
|
||||
int i;
|
||||
|
||||
for (i = 0; i < len; i++)
|
||||
pinmux_config_pingroup(&config[i]);
|
||||
}
|
||||
|
|
@ -23,67 +23,27 @@
|
|||
#include <asm/types.h>
|
||||
|
||||
/* Stabilization delays, in usec */
|
||||
#define PLL_STABILIZATION_DELAY (300)
|
||||
#define PLL_STABILIZATION_DELAY (300)
|
||||
#define IO_STABILIZATION_DELAY (1000)
|
||||
|
||||
#define NVBL_PLLP_KHZ (216000)
|
||||
|
||||
#define PLLX_ENABLED (1 << 30)
|
||||
#define CCLK_BURST_POLICY 0x20008888
|
||||
#define SUPER_CCLK_DIVIDER 0x80000000
|
||||
|
||||
/* Calculate clock fractional divider value from ref and target frequencies */
|
||||
#define CLK_DIVIDER(REF, FREQ) ((((REF) * 2) / FREQ) - 2)
|
||||
#define CLK_DIVIDER(REF, FREQ) ((((REF) * 2) / FREQ) - 2)
|
||||
|
||||
/* Calculate clock frequency value from reference and clock divider value */
|
||||
#define CLK_FREQUENCY(REF, REG) (((REF) * 2) / (REG + 2))
|
||||
#define CLK_FREQUENCY(REF, REG) (((REF) * 2) / (REG + 2))
|
||||
|
||||
/* AVP/CPU ID */
|
||||
#define PG_UP_TAG_0_PID_CPU 0x55555555 /* CPU aka "a9" aka "mpcore" */
|
||||
#define PG_UP_TAG_0 0x0
|
||||
#define PG_UP_TAG_0 0x0
|
||||
|
||||
#define CORESIGHT_UNLOCK 0xC5ACCE55;
|
||||
|
||||
/* AP20-Specific Base Addresses */
|
||||
|
||||
/* AP20 Base physical address of SDRAM. */
|
||||
#define AP20_BASE_PA_SDRAM 0x00000000
|
||||
/* AP20 Base physical address of internal SRAM. */
|
||||
#define AP20_BASE_PA_SRAM 0x40000000
|
||||
/* AP20 Size of internal SRAM (256KB). */
|
||||
#define AP20_BASE_PA_SRAM_SIZE 0x00040000
|
||||
/* AP20 Base physical address of flash. */
|
||||
#define AP20_BASE_PA_NOR_FLASH 0xD0000000
|
||||
/* AP20 Base physical address of boot information table. */
|
||||
#define AP20_BASE_PA_BOOT_INFO AP20_BASE_PA_SRAM
|
||||
|
||||
/*
|
||||
* Super-temporary stacks for EXTREMELY early startup. The values chosen for
|
||||
* these addresses must be valid on ALL SOCs because this value is used before
|
||||
* we are able to differentiate between the SOC types.
|
||||
*
|
||||
* NOTE: The since CPU's stack will eventually be moved from IRAM to SDRAM, its
|
||||
* stack is placed below the AVP stack. Once the CPU stack has been moved,
|
||||
* the AVP is free to use the IRAM the CPU stack previously occupied if
|
||||
* it should need to do so.
|
||||
*
|
||||
* NOTE: In multi-processor CPU complex configurations, each processor will have
|
||||
* its own stack of size CPU_EARLY_BOOT_STACK_SIZE. CPU 0 will have a
|
||||
* limit of CPU_EARLY_BOOT_STACK_LIMIT. Each successive CPU will have a
|
||||
* stack limit that is CPU_EARLY_BOOT_STACK_SIZE less then the previous
|
||||
* CPU.
|
||||
*/
|
||||
|
||||
/* Common AVP early boot stack limit */
|
||||
#define AVP_EARLY_BOOT_STACK_LIMIT \
|
||||
(AP20_BASE_PA_SRAM + (AP20_BASE_PA_SRAM_SIZE/2))
|
||||
/* Common AVP early boot stack size */
|
||||
#define AVP_EARLY_BOOT_STACK_SIZE 0x1000
|
||||
/* Common CPU early boot stack limit */
|
||||
#define CPU_EARLY_BOOT_STACK_LIMIT \
|
||||
(AVP_EARLY_BOOT_STACK_LIMIT - AVP_EARLY_BOOT_STACK_SIZE)
|
||||
/* Common CPU early boot stack size */
|
||||
#define CPU_EARLY_BOOT_STACK_SIZE 0x1000
|
||||
/* AP base physical address of internal SRAM */
|
||||
#define NV_PA_BASE_SRAM 0x40000000
|
||||
|
||||
#define EXCEP_VECTOR_CPU_RESET_VECTOR (NV_PA_EVP_BASE + 0x100)
|
||||
#define CSITE_CPU_DBG0_LAR (NV_PA_CSITE_BASE + 0x10FB0)
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue