mirror of
https://github.com/Fishwaldo/u-boot.git
synced 2025-03-21 14:41:31 +00:00
rockchip: i2c: Enable i2c for rk3399
To enable mipi display, we need to enable pmic rk808 first for lcd3v3 power,which use i2c0 to communicate with soc. So enable i2c0. Signed-off-by: Eric Gao <eric.gao@rock-chips.com> Acked-by: Simon Glass <sjg@chromium.org>
This commit is contained in:
parent
bc8e8fe40b
commit
b644354a7c
3 changed files with 18 additions and 0 deletions
|
@ -26,6 +26,7 @@
|
|||
serial4 = &uart4;
|
||||
mmc0 = &sdhci;
|
||||
mmc1 = &sdmmc;
|
||||
i2c0 = &i2c0;
|
||||
};
|
||||
|
||||
cpus {
|
||||
|
@ -668,6 +669,21 @@
|
|||
status = "disabled";
|
||||
};
|
||||
|
||||
i2c0: i2c@ff3c0000 {
|
||||
compatible = "rockchip,rk3399-i2c";
|
||||
reg = <0x0 0xff3c0000 0x0 0x1000>;
|
||||
assigned-clocks = <&pmucru SCLK_I2C0_PMU>;
|
||||
assigned-clock-rates = <200000000>;
|
||||
clocks = <&pmucru SCLK_I2C0_PMU>, <&pmucru PCLK_I2C0_PMU>;
|
||||
clock-names = "i2c", "pclk";
|
||||
interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH 0>;
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&i2c0_xfer>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
pinctrl: pinctrl {
|
||||
u-boot,dm-pre-reloc;
|
||||
compatible = "rockchip,rk3399-pinctrl";
|
||||
|
|
|
@ -60,3 +60,4 @@ CONFIG_USB_EHCI_GENERIC=y
|
|||
CONFIG_USB_STORAGE=y
|
||||
CONFIG_USE_TINY_PRINTF=y
|
||||
CONFIG_ERRNO_STR=y
|
||||
CONFIG_SYS_I2C_ROCKCHIP=y
|
||||
|
|
|
@ -383,6 +383,7 @@ static const struct udevice_id rockchip_i2c_ids[] = {
|
|||
{ .compatible = "rockchip,rk3066-i2c" },
|
||||
{ .compatible = "rockchip,rk3188-i2c" },
|
||||
{ .compatible = "rockchip,rk3288-i2c" },
|
||||
{ .compatible = "rockchip,rk3399-i2c" },
|
||||
{ }
|
||||
};
|
||||
|
||||
|
|
Loading…
Add table
Reference in a new issue