mirror of
https://github.com/Fishwaldo/u-boot.git
synced 2025-04-01 12:01:31 +00:00
dm: x86: minnowmax: Move PCI to use driver model
Adjust minnowmax to use driver model for PCI. This requires adding a device tree node to specify the ranges, removing the board-specific PCI code and ensuring that the host bridge is configured. Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Signed-off-by: Simon Glass <sjg@chromium.org>
This commit is contained in:
parent
945cae79e1
commit
b71f9dca89
5 changed files with 12 additions and 47 deletions
|
@ -7,5 +7,4 @@
|
||||||
obj-y += cpu.o
|
obj-y += cpu.o
|
||||||
obj-y += early_uart.o
|
obj-y += early_uart.o
|
||||||
obj-y += fsp_configs.o
|
obj-y += fsp_configs.o
|
||||||
obj-y += pci.o
|
|
||||||
obj-y += valleyview.o
|
obj-y += valleyview.o
|
||||||
|
|
|
@ -1,46 +0,0 @@
|
||||||
/*
|
|
||||||
* Copyright (C) 2014, Bin Meng <bmeng.cn@gmail.com>
|
|
||||||
*
|
|
||||||
* SPDX-License-Identifier: GPL-2.0+
|
|
||||||
*/
|
|
||||||
|
|
||||||
#include <common.h>
|
|
||||||
#include <pci.h>
|
|
||||||
#include <asm/pci.h>
|
|
||||||
#include <asm/fsp/fsp_support.h>
|
|
||||||
|
|
||||||
DECLARE_GLOBAL_DATA_PTR;
|
|
||||||
|
|
||||||
void board_pci_setup_hose(struct pci_controller *hose)
|
|
||||||
{
|
|
||||||
hose->first_busno = 0;
|
|
||||||
hose->last_busno = 0;
|
|
||||||
|
|
||||||
/* PCI memory space */
|
|
||||||
pci_set_region(hose->regions + 0,
|
|
||||||
CONFIG_PCI_MEM_BUS,
|
|
||||||
CONFIG_PCI_MEM_PHYS,
|
|
||||||
CONFIG_PCI_MEM_SIZE,
|
|
||||||
PCI_REGION_MEM);
|
|
||||||
|
|
||||||
/* PCI IO space */
|
|
||||||
pci_set_region(hose->regions + 1,
|
|
||||||
CONFIG_PCI_IO_BUS,
|
|
||||||
CONFIG_PCI_IO_PHYS,
|
|
||||||
CONFIG_PCI_IO_SIZE,
|
|
||||||
PCI_REGION_IO);
|
|
||||||
|
|
||||||
pci_set_region(hose->regions + 2,
|
|
||||||
CONFIG_PCI_PREF_BUS,
|
|
||||||
CONFIG_PCI_PREF_PHYS,
|
|
||||||
CONFIG_PCI_PREF_SIZE,
|
|
||||||
PCI_REGION_PREFETCH);
|
|
||||||
|
|
||||||
pci_set_region(hose->regions + 3,
|
|
||||||
0,
|
|
||||||
0,
|
|
||||||
gd->ram_size < 0x80000000 ? gd->ram_size : 0x80000000,
|
|
||||||
PCI_REGION_MEM | PCI_REGION_SYS_MEMORY);
|
|
||||||
|
|
||||||
hose->region_count = 4;
|
|
||||||
}
|
|
|
@ -111,6 +111,16 @@
|
||||||
|
|
||||||
};
|
};
|
||||||
|
|
||||||
|
pci {
|
||||||
|
compatible = "intel,pci-baytrail", "pci-x86";
|
||||||
|
#address-cells = <3>;
|
||||||
|
#size-cells = <2>;
|
||||||
|
u-boot,dm-pre-reloc;
|
||||||
|
ranges = <0x02000000 0x0 0xd0000000 0xd0000000 0 0x10000000
|
||||||
|
0x42000000 0x0 0xc0000000 0xc0000000 0 0x10000000
|
||||||
|
0x01000000 0x0 0x2000 0x2000 0 0xe000>;
|
||||||
|
};
|
||||||
|
|
||||||
spi {
|
spi {
|
||||||
#address-cells = <1>;
|
#address-cells = <1>;
|
||||||
#size-cells = <0>;
|
#size-cells = <0>;
|
||||||
|
|
|
@ -22,3 +22,4 @@ CONFIG_FRAMEBUFFER_SET_VESA_MODE=y
|
||||||
CONFIG_FRAMEBUFFER_VESA_MODE_11A=y
|
CONFIG_FRAMEBUFFER_VESA_MODE_11A=y
|
||||||
CONFIG_USE_PRIVATE_LIBGCC=y
|
CONFIG_USE_PRIVATE_LIBGCC=y
|
||||||
CONFIG_SYS_VSNPRINTF=y
|
CONFIG_SYS_VSNPRINTF=y
|
||||||
|
CONFIG_DM_PCI=y
|
||||||
|
|
|
@ -32,6 +32,7 @@
|
||||||
#define CONFIG_PCI_IO_PHYS CONFIG_PCI_IO_BUS
|
#define CONFIG_PCI_IO_PHYS CONFIG_PCI_IO_BUS
|
||||||
#define CONFIG_PCI_IO_SIZE 0xe000
|
#define CONFIG_PCI_IO_SIZE 0xe000
|
||||||
|
|
||||||
|
#define CONFIG_PCI_CONFIG_HOST_BRIDGE
|
||||||
#define CONFIG_SYS_EARLY_PCI_INIT
|
#define CONFIG_SYS_EARLY_PCI_INIT
|
||||||
#define CONFIG_PCI_PNP
|
#define CONFIG_PCI_PNP
|
||||||
#define CONFIG_RTL8169
|
#define CONFIG_RTL8169
|
||||||
|
|
Loading…
Add table
Reference in a new issue