GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-03-18 21:21:37 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

microblaze: Support little-endian microblaze target

Browse source 
Microblaze little-endian toolchain should export
__MICROBLAZEEL__.

Signed-off-by: Michal Simek <monstr@monstr.eu>
This commit is contained in:
Michal Simek 2010-08-12 11:47:11 +02:00
parent d69f8f41af
commit b98cba0911
2 changed files with 55 additions and 9 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

60
arch/microblaze/cpu/start.S
View file

@ -32,6 +32,22 @@ _start:
mts rmsr, r0 /* disable cache */ mts rmsr, r0 /* disable cache */
addi r1, r0, CONFIG_SYS_INIT_SP_OFFSET addi r1, r0, CONFIG_SYS_INIT_SP_OFFSET
addi r1, r1, -4 /* Decrement SP to top of memory */ addi r1, r1, -4 /* Decrement SP to top of memory */
/* Find-out if u-boot is running on BIG/LITTLE endian platform
* There are some steps which is necessary to keep in mind:
* 1. Setup offset value to r6
* 2. Store word offset value to address 0x0
* 3. Load just byte from address 0x0
* 4a) LITTLE endian - r10 contains 0x2 because it is the smallest
* value that's why is on address 0x0
* 4b) BIG endian - r10 contains 0x0 because 0x2 offset is on addr 0x3
*/
addik r6, r0, 0x2 /* BIG/LITTLE endian offset */
swi r6, r0, 0
lbui r10, r0, 0
swi r6, r0, 0x40
swi r10, r0, 0x50
/* add opcode instruction for 32bit jump - 2 instruction imm & brai*/ /* add opcode instruction for 32bit jump - 2 instruction imm & brai*/
addi r6, r0, 0xb0000000 /* hex b000 opcode imm */ addi r6, r0, 0xb0000000 /* hex b000 opcode imm */
swi r6, r0, 0x0 /* reset address */ swi r6, r0, 0x0 /* reset address */
@ -75,26 +91,52 @@ _start:
/* user_vector_exception */ /* user_vector_exception */
addik r6, r0, _exception_handler addik r6, r0, _exception_handler
sw r6, r1, r0 sw r6, r1, r0
lhu r7, r1, r0 /*
shi r7, r0, 0xa * BIG ENDIAN memory map for user exception
shi r6, r0, 0xe * 0x8: 0xB000XXXX
* 0xC: 0xB808XXXX
*
* then it is necessary to count address for storing the most significant
* 16bits from _exception_handler address and copy it to
* 0xa address. Big endian use offset in r10=0 that's why is it just
* 0xa address. The same is done for the least significant 16 bits
* for 0xe address.
*
* LITTLE ENDIAN memory map for user exception
* 0x8: 0xXXXX00B0
* 0xC: 0xXXXX08B8
*
* Offset is for little endian setup to 0x2. rsubi instruction decrease
* address value to ensure that points to proper place which is
* 0x8 for the most significant 16 bits and
* 0xC for the least significant 16 bits
*/
lhu r7, r1, r10
rsubi r8, r10, 0xa
sh r7, r0, r8
rsubi r8, r10, 0xe
sh r6, r0, r8
#endif #endif
#ifdef CONFIG_SYS_INTC_0 #ifdef CONFIG_SYS_INTC_0
/* interrupt_handler */ /* interrupt_handler */
addik r6, r0, _interrupt_handler addik r6, r0, _interrupt_handler
sw r6, r1, r0 sw r6, r1, r0
lhu r7, r1, r0 lhu r7, r1, r10
shi r7, r0, 0x12 rsubi r8, r10, 0x12
shi r6, r0, 0x16 sh r7, r0, r8
rsubi r8, r10, 0x16
sh r6, r0, r8
#endif #endif
/* hardware exception */ /* hardware exception */
addik r6, r0, _hw_exception_handler addik r6, r0, _hw_exception_handler
sw r6, r1, r0 sw r6, r1, r0
lhu r7, r1, r0 lhu r7, r1, r10
shi r7, r0, 0x22 rsubi r8, r10, 0x22
shi r6, r0, 0x26 sh r7, r0, r8
rsubi r8, r10, 0x26
sh r6, r0, r8
/* enable instruction and data cache */ /* enable instruction and data cache */
mfs r12, rmsr mfs r12, rmsr

4
arch/microblaze/include/asm/byteorder.h
View file

@ -50,6 +50,10 @@ static __inline__ __u16 ___arch__swab16 (__u16 half_word)
#endif /* __GNUC__ */ #endif /* __GNUC__ */
#ifdef __MICROBLAZEEL__
#include <linux/byteorder/little_endian.h>
#else
#include <linux/byteorder/big_endian.h> #include <linux/byteorder/big_endian.h>
#endif
#endif /* __MICROBLAZE_BYTEORDER_H__ */ #endif /* __MICROBLAZE_BYTEORDER_H__ */