mirror of
https://github.com/Fishwaldo/u-boot.git
synced 2025-03-28 10:01:32 +00:00
* Patch by Stefan Roese, 30 Jun 2005:
Fix PHY addresses for PPChameleon and CATcenter boards Change MAINTAINER for most esd boards
This commit is contained in:
parent
342717f72a
commit
bf41886f9d
4 changed files with 10 additions and 6 deletions
|
@ -2,6 +2,10 @@
|
||||||
Changes for U-Boot 1.1.3:
|
Changes for U-Boot 1.1.3:
|
||||||
======================================================================
|
======================================================================
|
||||||
|
|
||||||
|
* Patch by Stefan Roese, 30 Jun 2005:
|
||||||
|
Fix PHY addresses for PPChameleon and CATcenter boards
|
||||||
|
Change MAINTAINER for most esd boards
|
||||||
|
|
||||||
* Fix baudrate calculation problem on MPC5200 systems
|
* Fix baudrate calculation problem on MPC5200 systems
|
||||||
|
|
||||||
* Add EEPROM and RTC support for HMI1001 board
|
* Add EEPROM and RTC support for HMI1001 board
|
||||||
|
|
|
@ -230,7 +230,7 @@ Daniel Poirot <dan.poirot@windriver.com>
|
||||||
sbc8240 MPC8240
|
sbc8240 MPC8240
|
||||||
sbc405 PPC405GP
|
sbc405 PPC405GP
|
||||||
|
|
||||||
Stefan Roese <stefan.roese@esd-electronics.com>
|
Matthias Fuchs <matthias.fuchs@esd-electronics.com>
|
||||||
|
|
||||||
ADCIOP IOP480 (PPC401)
|
ADCIOP IOP480 (PPC401)
|
||||||
APC405 PPC405GP
|
APC405 PPC405GP
|
||||||
|
@ -496,7 +496,7 @@ Yasushi Shoji <yashi@atmark-techno.com>
|
||||||
# Board CPU #
|
# Board CPU #
|
||||||
#########################################################################
|
#########################################################################
|
||||||
|
|
||||||
Stefan Roese <stefan.roese@esd-electronics.com>
|
Matthias Fuchs <matthias.fuchs@esd-electronics.com>
|
||||||
|
|
||||||
TASREG MCF5249
|
TASREG MCF5249
|
||||||
|
|
||||||
|
|
|
@ -110,8 +110,8 @@
|
||||||
|
|
||||||
#define CONFIG_MII 1 /* MII PHY management */
|
#define CONFIG_MII 1 /* MII PHY management */
|
||||||
#ifndef CONFIG_EXT_PHY
|
#ifndef CONFIG_EXT_PHY
|
||||||
#define CONFIG_PHY_ADDR 0 /* EMAC0 PHY address */
|
#define CONFIG_PHY_ADDR 1 /* EMAC0 PHY address */
|
||||||
#define CONFIG_PHY1_ADDR 1 /* EMAC1 PHY address */
|
#define CONFIG_PHY1_ADDR 2 /* EMAC1 PHY address */
|
||||||
#else
|
#else
|
||||||
#define CONFIG_PHY_ADDR 2 /* PHY address */
|
#define CONFIG_PHY_ADDR 2 /* PHY address */
|
||||||
#endif
|
#endif
|
||||||
|
|
|
@ -106,8 +106,8 @@
|
||||||
|
|
||||||
#define CONFIG_MII 1 /* MII PHY management */
|
#define CONFIG_MII 1 /* MII PHY management */
|
||||||
#ifndef CONFIG_EXT_PHY
|
#ifndef CONFIG_EXT_PHY
|
||||||
#define CONFIG_PHY_ADDR 0 /* EMAC0 PHY address */
|
#define CONFIG_PHY_ADDR 1 /* EMAC0 PHY address */
|
||||||
#define CONFIG_PHY1_ADDR 1 /* EMAC1 PHY address */
|
#define CONFIG_PHY1_ADDR 2 /* EMAC1 PHY address */
|
||||||
#else
|
#else
|
||||||
#define CONFIG_PHY_ADDR 2 /* PHY address */
|
#define CONFIG_PHY_ADDR 2 /* PHY address */
|
||||||
#endif
|
#endif
|
||||||
|
|
Loading…
Add table
Reference in a new issue