GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-06-16 19:51:36 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

Revert "riscv: Clear pending interrupts before enabling IPIs"

Browse source 
Clearing MIP.MSIP is not guaranteed to do anything by the spec. In
addition, most existing RISC-V hardware does nothing when this bit is set.

The following commits "riscv: Use a valid bit to ignore already-pending
IPIs" and "riscv: Clear pending IPIs on initialization" should implement
the original intent of the reverted commit in a more robust manner.

This reverts commit 9472630337.

Signed-off-by: Sean Anderson <seanga2@gmail.com>
Reviewed-by: Bin Meng <bin.meng@windriver.com>
Reviewed-by: Rick Chen <rick@andestech.com>
This commit is contained in:
Sean Anderson 2020-09-21 07:51:35 -04:00 • committed by Andes
parent 422c3c5edf
commit c41045411b
1 changed files with 0 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
arch/riscv/cpu/start.S
View file

@ -65,8 +65,6 @@ _start:
#else #else
li t0, SIE_SSIE li t0, SIE_SSIE
#endif #endif
/* Clear any pending IPIs */
csrc MODE_PREFIX(ip), t0
csrs MODE_PREFIX(ie), t0 csrs MODE_PREFIX(ie), t0
#endif #endif