GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-03-15 19:51:37 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

rockchip: px30: add support for SFC for Odroid Go Advance

Browse source 
The Odroid Go Advance uses a Rockchip Serial Flash Controller with an
XT25F128B SPI NOR flash chip. This adds support for both. Note that
while both the controller and chip support quad mode, only two lines
are connected to the chip. Changing the pinctrl to bus2 and setting tx
and rx lines to 2 for this reason.

Signed-off-by: Chris Morgan <macromorgan@hotmail.com>
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>
Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
This commit is contained in:
Chris Morgan 2021-08-05 16:27:52 +08:00 • committed by Kever Yang
parent 674a948309
commit d70c0cab8f
2 changed files with 33 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

17
arch/arm/dts/rk3326-odroid-go2-u-boot.dtsi
View file

@ -7,6 +7,15 @@
chosen {
u-boot,spl-boot-order = &sdmmc;
};
aliases {
i2c0 = &i2c0;
i2c1 = &i2c1;
mmc0 = &sdmmc;
serial1 = &uart1;
serial2 = &uart2;
spi0 = &sfc;
};
};
&cru {
@ -57,6 +66,14 @@
u-boot,spl-fifo-mode;
};
&sfc {
u-boot,dm-pre-reloc;
};
&spi_flash {
u-boot,dm-pre-reloc;
};
&uart1 {
clock-frequency = <24000000>;
u-boot,dm-pre-reloc;

16
arch/arm/dts/rk3326-odroid-go2.dts
View file

@ -617,6 +617,22 @@
status = "okay";
};
&sfc {
#address-cells = <1>;
#size-cells = <0>;
pinctrl-names = "default";
pinctrl-0 = <&sfc_clk &sfc_cs &sfc_bus2>;
status = "okay";
spi_flash: xt25f128b@0 {
compatible = "jedec,spi-nor";
reg = <0>;
spi-max-frequency = <108000000>;
spi-rx-bus-width = <2>;
spi-tx-bus-width = <2>;
};
};
&tsadc {
status = "okay";
};