GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-03-20 22:21:41 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

Merge branch '2021-07-09-arm-updates'

Browse source 
- Assorted ARM platform updates
This commit is contained in:
Tom Rini 2021-07-09 14:05:11 -04:00
commit db473cd489
4 changed files with 21 additions and 14 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

9
arch/arm/cpu/armv8/cache.S
View file

@ -188,27 +188,24 @@ ENDPROC(__asm_invalidate_icache_all)
.popsection .popsection
.pushsection .text.__asm_invalidate_l3_dcache, "ax" .pushsection .text.__asm_invalidate_l3_dcache, "ax"
ENTRY(__asm_invalidate_l3_dcache) WEAK(__asm_invalidate_l3_dcache)
mov x0, #0 /* return status as success */ mov x0, #0 /* return status as success */
ret ret
ENDPROC(__asm_invalidate_l3_dcache) ENDPROC(__asm_invalidate_l3_dcache)
.weak __asm_invalidate_l3_dcache
.popsection .popsection
.pushsection .text.__asm_flush_l3_dcache, "ax" .pushsection .text.__asm_flush_l3_dcache, "ax"
ENTRY(__asm_flush_l3_dcache) WEAK(__asm_flush_l3_dcache)
mov x0, #0 /* return status as success */ mov x0, #0 /* return status as success */
ret ret
ENDPROC(__asm_flush_l3_dcache) ENDPROC(__asm_flush_l3_dcache)
.weak __asm_flush_l3_dcache
.popsection .popsection
.pushsection .text.__asm_invalidate_l3_icache, "ax" .pushsection .text.__asm_invalidate_l3_icache, "ax"
ENTRY(__asm_invalidate_l3_icache) WEAK(__asm_invalidate_l3_icache)
mov x0, #0 /* return status as success */ mov x0, #0 /* return status as success */
ret ret
ENDPROC(__asm_invalidate_l3_icache) ENDPROC(__asm_invalidate_l3_icache)
.weak __asm_invalidate_l3_icache
.popsection .popsection
/* /*

6
arch/arm/cpu/armv8/start.S
View file

@ -132,11 +132,13 @@ pie_fixup_done:
msr cntfrq_el0, x0 /* Initialize CNTFRQ */ msr cntfrq_el0, x0 /* Initialize CNTFRQ */
#endif #endif
b 0f b 0f
2: set_vbar vbar_el2, x0 2: mrs x1, hcr_el2
tbnz x1, #34, 1f /* HCR_EL2.E2H */
set_vbar vbar_el2, x0
mov x0, #0x33ff mov x0, #0x33ff
msr cptr_el2, x0 /* Enable FP/SIMD */ msr cptr_el2, x0 /* Enable FP/SIMD */
b 0f b 0f
1: set_vbar vbar_el1, x0 1: set_vbar vbar_el1, x0
mov x0, #3 << 20 mov x0, #3 << 20
msr cpacr_el1, x0 /* Enable FP/SIMD */ msr cpacr_el1, x0 /* Enable FP/SIMD */
0: 0:

2
arch/arm/lib/bootm.c
View file

@ -43,6 +43,7 @@ DECLARE_GLOBAL_DATA_PTR;
static struct tag *params; static struct tag *params;
#ifndef CONFIG_ARM64
static ulong get_sp(void) static ulong get_sp(void)
{ {
ulong ret; ulong ret;
@ -86,6 +87,7 @@ void arch_lmb_reserve(struct lmb *lmb)
break; break;
} }
} }
#endif
__weak void board_quiesce_devices(void) __weak void board_quiesce_devices(void)
{ {

18
arch/arm/lib/cache-cp15.c
View file

@ -93,12 +93,6 @@ void mmu_set_region_dcache_behaviour_phys(phys_addr_t start, phys_addr_t phys,
mmu_page_table_flush(startpt, stoppt); mmu_page_table_flush(startpt, stoppt);
} }
void mmu_set_region_dcache_behaviour(phys_addr_t start, size_t size,
enum dcache_option option)
{
mmu_set_region_dcache_behaviour_phys(start, start, size, option);
}
__weak void dram_bank_mmu_setup(int bank) __weak void dram_bank_mmu_setup(int bank)
{ {
struct bd_info *bd = gd->bd; struct bd_info *bd = gd->bd;
@ -311,6 +305,12 @@ int dcache_status(void)
{ {
return 0; /* always off */ return 0; /* always off */
} }
void mmu_set_region_dcache_behaviour(phys_addr_t start, size_t size,
enum dcache_option option)
{
}
#else #else
void dcache_enable(void) void dcache_enable(void)
{ {
@ -326,4 +326,10 @@ int dcache_status(void)
{ {
return (get_cr() & CR_C) != 0; return (get_cr() & CR_C) != 0;
} }
void mmu_set_region_dcache_behaviour(phys_addr_t start, size_t size,
enum dcache_option option)
{
mmu_set_region_dcache_behaviour_phys(start, start, size, option);
}
#endif #endif