mirror of
https://github.com/Fishwaldo/u-boot.git
synced 2025-03-20 22:21:41 +00:00
spi: davinci_spi: Move header code to driver
Move the header code into driver for more readable and easy to access it. Signed-off-by: Jagan Teki <jteki@openedev.com> Cc: Rex Chang <rchang@ti.com> Cc: Murali Karicheri <m-karicheri2@ti.com>
This commit is contained in:
Jagan Teki
parent
a7b6ef05bf
commit
e6d2fbf70a
2 changed files with 109 additions and 122 deletions
|
|
@ -13,7 +13,115 @@
|
||||||
#include <malloc.h>
|
#include <malloc.h>
|
||||||
#include <asm/io.h>
|
#include <asm/io.h>
|
||||||
#include <asm/arch/hardware.h>
|
#include <asm/arch/hardware.h>
|
||||||
#include "davinci_spi.h"
|
|
||||||
|
struct davinci_spi_regs {
|
||||||
|
dv_reg gcr0; /* 0x00 */
|
||||||
|
dv_reg gcr1; /* 0x04 */
|
||||||
|
dv_reg int0; /* 0x08 */
|
||||||
|
dv_reg lvl; /* 0x0c */
|
||||||
|
dv_reg flg; /* 0x10 */
|
||||||
|
dv_reg pc0; /* 0x14 */
|
||||||
|
dv_reg pc1; /* 0x18 */
|
||||||
|
dv_reg pc2; /* 0x1c */
|
||||||
|
dv_reg pc3; /* 0x20 */
|
||||||
|
dv_reg pc4; /* 0x24 */
|
||||||
|
dv_reg pc5; /* 0x28 */
|
||||||
|
dv_reg rsvd[3];
|
||||||
|
dv_reg dat0; /* 0x38 */
|
||||||
|
dv_reg dat1; /* 0x3c */
|
||||||
|
dv_reg buf; /* 0x40 */
|
||||||
|
dv_reg emu; /* 0x44 */
|
||||||
|
dv_reg delay; /* 0x48 */
|
||||||
|
dv_reg def; /* 0x4c */
|
||||||
|
dv_reg fmt0; /* 0x50 */
|
||||||
|
dv_reg fmt1; /* 0x54 */
|
||||||
|
dv_reg fmt2; /* 0x58 */
|
||||||
|
dv_reg fmt3; /* 0x5c */
|
||||||
|
dv_reg intvec0; /* 0x60 */
|
||||||
|
dv_reg intvec1; /* 0x64 */
|
||||||
|
};
|
||||||
|
|
||||||
|
#define BIT(x) (1 << (x))
|
||||||
|
|
||||||
|
/* SPIGCR0 */
|
||||||
|
#define SPIGCR0_SPIENA_MASK 0x1
|
||||||
|
#define SPIGCR0_SPIRST_MASK 0x0
|
||||||
|
|
||||||
|
/* SPIGCR0 */
|
||||||
|
#define SPIGCR1_CLKMOD_MASK BIT(1)
|
||||||
|
#define SPIGCR1_MASTER_MASK BIT(0)
|
||||||
|
#define SPIGCR1_SPIENA_MASK BIT(24)
|
||||||
|
|
||||||
|
/* SPIPC0 */
|
||||||
|
#define SPIPC0_DIFUN_MASK BIT(11) /* SIMO */
|
||||||
|
#define SPIPC0_DOFUN_MASK BIT(10) /* SOMI */
|
||||||
|
#define SPIPC0_CLKFUN_MASK BIT(9) /* CLK */
|
||||||
|
#define SPIPC0_EN0FUN_MASK BIT(0)
|
||||||
|
|
||||||
|
/* SPIFMT0 */
|
||||||
|
#define SPIFMT_SHIFTDIR_SHIFT 20
|
||||||
|
#define SPIFMT_POLARITY_SHIFT 17
|
||||||
|
#define SPIFMT_PHASE_SHIFT 16
|
||||||
|
#define SPIFMT_PRESCALE_SHIFT 8
|
||||||
|
|
||||||
|
/* SPIDAT1 */
|
||||||
|
#define SPIDAT1_CSHOLD_SHIFT 28
|
||||||
|
#define SPIDAT1_CSNR_SHIFT 16
|
||||||
|
|
||||||
|
/* SPIDELAY */
|
||||||
|
#define SPI_C2TDELAY_SHIFT 24
|
||||||
|
#define SPI_T2CDELAY_SHIFT 16
|
||||||
|
|
||||||
|
/* SPIBUF */
|
||||||
|
#define SPIBUF_RXEMPTY_MASK BIT(31)
|
||||||
|
#define SPIBUF_TXFULL_MASK BIT(29)
|
||||||
|
|
||||||
|
/* SPIDEF */
|
||||||
|
#define SPIDEF_CSDEF0_MASK BIT(0)
|
||||||
|
|
||||||
|
#define SPI0_BUS 0
|
||||||
|
#define SPI0_BASE CONFIG_SYS_SPI_BASE
|
||||||
|
/*
|
||||||
|
* Define default SPI0_NUM_CS as 1 for existing platforms that uses this
|
||||||
|
* driver. Platform can configure number of CS using CONFIG_SYS_SPI0_NUM_CS
|
||||||
|
* if more than one CS is supported and by defining CONFIG_SYS_SPI0.
|
||||||
|
*/
|
||||||
|
#ifndef CONFIG_SYS_SPI0
|
||||||
|
#define SPI0_NUM_CS 1
|
||||||
|
#else
|
||||||
|
#define SPI0_NUM_CS CONFIG_SYS_SPI0_NUM_CS
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/*
|
||||||
|
* define CONFIG_SYS_SPI1 when platform has spi-1 device (bus #1) and
|
||||||
|
* CONFIG_SYS_SPI1_NUM_CS defines number of CS on this bus
|
||||||
|
*/
|
||||||
|
#ifdef CONFIG_SYS_SPI1
|
||||||
|
#define SPI1_BUS 1
|
||||||
|
#define SPI1_NUM_CS CONFIG_SYS_SPI1_NUM_CS
|
||||||
|
#define SPI1_BASE CONFIG_SYS_SPI1_BASE
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/*
|
||||||
|
* define CONFIG_SYS_SPI2 when platform has spi-2 device (bus #2) and
|
||||||
|
* CONFIG_SYS_SPI2_NUM_CS defines number of CS on this bus
|
||||||
|
*/
|
||||||
|
#ifdef CONFIG_SYS_SPI2
|
||||||
|
#define SPI2_BUS 2
|
||||||
|
#define SPI2_NUM_CS CONFIG_SYS_SPI2_NUM_CS
|
||||||
|
#define SPI2_BASE CONFIG_SYS_SPI2_BASE
|
||||||
|
#endif
|
||||||
|
|
||||||
|
struct davinci_spi_slave {
|
||||||
|
struct spi_slave slave;
|
||||||
|
struct davinci_spi_regs *regs;
|
||||||
|
unsigned int freq;
|
||||||
|
};
|
||||||
|
|
||||||
|
static inline struct davinci_spi_slave *to_davinci_spi(struct spi_slave *slave)
|
||||||
|
{
|
||||||
|
return container_of(slave, struct davinci_spi_slave, slave);
|
||||||
|
}
|
||||||
|
|
||||||
void spi_init()
|
void spi_init()
|
||||||
{
|
{
|
||||||
|
|
|
||||||
|
|
@ -1,121 +0,0 @@
|
||||||
/*
|
|
||||||
* Copyright (C) 2009 Texas Instruments Incorporated - http://www.ti.com/
|
|
||||||
*
|
|
||||||
* Register definitions for the DaVinci SPI Controller
|
|
||||||
*
|
|
||||||
* SPDX-License-Identifier: GPL-2.0+
|
|
||||||
*/
|
|
||||||
|
|
||||||
#ifndef _DAVINCI_SPI_H_
|
|
||||||
#define _DAVINCI_SPI_H_
|
|
||||||
|
|
||||||
struct davinci_spi_regs {
|
|
||||||
dv_reg gcr0; /* 0x00 */
|
|
||||||
dv_reg gcr1; /* 0x04 */
|
|
||||||
dv_reg int0; /* 0x08 */
|
|
||||||
dv_reg lvl; /* 0x0c */
|
|
||||||
dv_reg flg; /* 0x10 */
|
|
||||||
dv_reg pc0; /* 0x14 */
|
|
||||||
dv_reg pc1; /* 0x18 */
|
|
||||||
dv_reg pc2; /* 0x1c */
|
|
||||||
dv_reg pc3; /* 0x20 */
|
|
||||||
dv_reg pc4; /* 0x24 */
|
|
||||||
dv_reg pc5; /* 0x28 */
|
|
||||||
dv_reg rsvd[3];
|
|
||||||
dv_reg dat0; /* 0x38 */
|
|
||||||
dv_reg dat1; /* 0x3c */
|
|
||||||
dv_reg buf; /* 0x40 */
|
|
||||||
dv_reg emu; /* 0x44 */
|
|
||||||
dv_reg delay; /* 0x48 */
|
|
||||||
dv_reg def; /* 0x4c */
|
|
||||||
dv_reg fmt0; /* 0x50 */
|
|
||||||
dv_reg fmt1; /* 0x54 */
|
|
||||||
dv_reg fmt2; /* 0x58 */
|
|
||||||
dv_reg fmt3; /* 0x5c */
|
|
||||||
dv_reg intvec0; /* 0x60 */
|
|
||||||
dv_reg intvec1; /* 0x64 */
|
|
||||||
};
|
|
||||||
|
|
||||||
#define BIT(x) (1 << (x))
|
|
||||||
|
|
||||||
/* SPIGCR0 */
|
|
||||||
#define SPIGCR0_SPIENA_MASK 0x1
|
|
||||||
#define SPIGCR0_SPIRST_MASK 0x0
|
|
||||||
|
|
||||||
/* SPIGCR0 */
|
|
||||||
#define SPIGCR1_CLKMOD_MASK BIT(1)
|
|
||||||
#define SPIGCR1_MASTER_MASK BIT(0)
|
|
||||||
#define SPIGCR1_SPIENA_MASK BIT(24)
|
|
||||||
|
|
||||||
/* SPIPC0 */
|
|
||||||
#define SPIPC0_DIFUN_MASK BIT(11) /* SIMO */
|
|
||||||
#define SPIPC0_DOFUN_MASK BIT(10) /* SOMI */
|
|
||||||
#define SPIPC0_CLKFUN_MASK BIT(9) /* CLK */
|
|
||||||
#define SPIPC0_EN0FUN_MASK BIT(0)
|
|
||||||
|
|
||||||
/* SPIFMT0 */
|
|
||||||
#define SPIFMT_SHIFTDIR_SHIFT 20
|
|
||||||
#define SPIFMT_POLARITY_SHIFT 17
|
|
||||||
#define SPIFMT_PHASE_SHIFT 16
|
|
||||||
#define SPIFMT_PRESCALE_SHIFT 8
|
|
||||||
|
|
||||||
/* SPIDAT1 */
|
|
||||||
#define SPIDAT1_CSHOLD_SHIFT 28
|
|
||||||
#define SPIDAT1_CSNR_SHIFT 16
|
|
||||||
|
|
||||||
/* SPIDELAY */
|
|
||||||
#define SPI_C2TDELAY_SHIFT 24
|
|
||||||
#define SPI_T2CDELAY_SHIFT 16
|
|
||||||
|
|
||||||
/* SPIBUF */
|
|
||||||
#define SPIBUF_RXEMPTY_MASK BIT(31)
|
|
||||||
#define SPIBUF_TXFULL_MASK BIT(29)
|
|
||||||
|
|
||||||
/* SPIDEF */
|
|
||||||
#define SPIDEF_CSDEF0_MASK BIT(0)
|
|
||||||
|
|
||||||
#define SPI0_BUS 0
|
|
||||||
#define SPI0_BASE CONFIG_SYS_SPI_BASE
|
|
||||||
/*
|
|
||||||
* Define default SPI0_NUM_CS as 1 for existing platforms that uses this
|
|
||||||
* driver. Platform can configure number of CS using CONFIG_SYS_SPI0_NUM_CS
|
|
||||||
* if more than one CS is supported and by defining CONFIG_SYS_SPI0.
|
|
||||||
*/
|
|
||||||
#ifndef CONFIG_SYS_SPI0
|
|
||||||
#define SPI0_NUM_CS 1
|
|
||||||
#else
|
|
||||||
#define SPI0_NUM_CS CONFIG_SYS_SPI0_NUM_CS
|
|
||||||
#endif
|
|
||||||
|
|
||||||
/*
|
|
||||||
* define CONFIG_SYS_SPI1 when platform has spi-1 device (bus #1) and
|
|
||||||
* CONFIG_SYS_SPI1_NUM_CS defines number of CS on this bus
|
|
||||||
*/
|
|
||||||
#ifdef CONFIG_SYS_SPI1
|
|
||||||
#define SPI1_BUS 1
|
|
||||||
#define SPI1_NUM_CS CONFIG_SYS_SPI1_NUM_CS
|
|
||||||
#define SPI1_BASE CONFIG_SYS_SPI1_BASE
|
|
||||||
#endif
|
|
||||||
|
|
||||||
/*
|
|
||||||
* define CONFIG_SYS_SPI2 when platform has spi-2 device (bus #2) and
|
|
||||||
* CONFIG_SYS_SPI2_NUM_CS defines number of CS on this bus
|
|
||||||
*/
|
|
||||||
#ifdef CONFIG_SYS_SPI2
|
|
||||||
#define SPI2_BUS 2
|
|
||||||
#define SPI2_NUM_CS CONFIG_SYS_SPI2_NUM_CS
|
|
||||||
#define SPI2_BASE CONFIG_SYS_SPI2_BASE
|
|
||||||
#endif
|
|
||||||
|
|
||||||
struct davinci_spi_slave {
|
|
||||||
struct spi_slave slave;
|
|
||||||
struct davinci_spi_regs *regs;
|
|
||||||
unsigned int freq;
|
|
||||||
};
|
|
||||||
|
|
||||||
static inline struct davinci_spi_slave *to_davinci_spi(struct spi_slave *slave)
|
|
||||||
{
|
|
||||||
return container_of(slave, struct davinci_spi_slave, slave);
|
|
||||||
}
|
|
||||||
|
|
||||||
#endif /* _DAVINCI_SPI_H_ */
|
|
||||||
Loading…
Add table
Reference in a new issue