mirror of
https://github.com/Fishwaldo/u-boot.git
synced 2025-03-18 21:21:37 +00:00
fpga: zynqpl: Add dcache flush support
Buffers must be cache and dma aligned. Signed-off-by: Jagannadha Sutradharudu Teki <jaganna@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
This commit is contained in:
parent
e5a9a4076f
commit
ec4b73f09c
1 changed files with 6 additions and 2 deletions
|
@ -177,8 +177,8 @@ int zynq_load(Xilinx_desc *desc, const void *buf, size_t bsize)
|
||||||
return FPGA_FAIL;
|
return FPGA_FAIL;
|
||||||
}
|
}
|
||||||
|
|
||||||
if ((u32)buf_start & 0x3) {
|
if ((u32)buf != ALIGN((u32)buf, ARCH_DMA_MINALIGN)) {
|
||||||
u32 *new_buf = (u32 *)((u32)buf & ~0x3);
|
u32 *new_buf = (u32 *)ALIGN((u32)buf, ARCH_DMA_MINALIGN);
|
||||||
|
|
||||||
printf("%s: Align buffer at %x to %x(swap %d)\n", __func__,
|
printf("%s: Align buffer at %x to %x(swap %d)\n", __func__,
|
||||||
(u32)buf_start, (u32)new_buf, swap);
|
(u32)buf_start, (u32)new_buf, swap);
|
||||||
|
@ -284,6 +284,10 @@ int zynq_load(Xilinx_desc *desc, const void *buf, size_t bsize)
|
||||||
debug("%s: Source = 0x%08X\n", __func__, (u32)buf);
|
debug("%s: Source = 0x%08X\n", __func__, (u32)buf);
|
||||||
debug("%s: Size = %zu\n", __func__, bsize);
|
debug("%s: Size = %zu\n", __func__, bsize);
|
||||||
|
|
||||||
|
/* flush(clean & invalidate) d-cache range buf */
|
||||||
|
flush_dcache_range((u32)buf, (u32)buf +
|
||||||
|
roundup(bsize, ARCH_DMA_MINALIGN));
|
||||||
|
|
||||||
/* Set up the transfer */
|
/* Set up the transfer */
|
||||||
writel((u32)buf | 1, &devcfg_base->dma_src_addr);
|
writel((u32)buf | 1, &devcfg_base->dma_src_addr);
|
||||||
writel(0xFFFFFFFF, &devcfg_base->dma_dst_addr);
|
writel(0xFFFFFFFF, &devcfg_base->dma_dst_addr);
|
||||||
|
|
Loading…
Add table
Reference in a new issue