GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-06-18 20:54:37 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

imx: imx6ul: disable POR_B internal pull up

Browse source 
>From TO1.1, SNVS adds internal pull up control for POR_B,
the register filed is GPBIT[1:0], after system boot up,
it can be set to 2b'01 to disable internal pull up.
It can save about 30uA power in SNVS mode.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
Cc: Stefano Babic <sbabic@denx.de>
This commit is contained in:
Peng Fan 2016-09-28 09:40:27 +08:00 • committed by Stefano Babic
parent 2ee4065571
commit f15ece388f
1 changed files with 21 additions and 8 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

29
arch/arm/cpu/armv7/mx6/soc.c
View file

@ -362,14 +362,27 @@ int arch_cpu_init(void)
set_ahb_rate(132000000); set_ahb_rate(132000000);
} }
if (is_mx6ul() && is_soc_rev(CHIP_REV_1_0) == 0) { if (is_mx6ul()) {
/* if (is_soc_rev(CHIP_REV_1_0) == 0) {
* According to the design team's requirement on i.MX6UL, /*
* the PMIC_STBY_REQ PAD should be configured as open * According to the design team's requirement on
* drain 100K (0x0000b8a0). * i.MX6UL,the PMIC_STBY_REQ PAD should be configured
* Only exists on TO1.0 * as open drain 100K (0x0000b8a0).
*/ * Only exists on TO1.0
writel(0x0000b8a0, IOMUXC_BASE_ADDR + 0x29c); */
writel(0x0000b8a0, IOMUXC_BASE_ADDR + 0x29c);
} else {
/*
* From TO1.1, SNVS adds internal pull up control
* for POR_B, the register filed is GPBIT[1:0],
* after system boot up, it can be set to 2b'01
* to disable internal pull up.It can save about
* 30uA power in SNVS mode.
*/
writel((readl(MX6UL_SNVS_LP_BASE_ADDR + 0x10) &
(~0x1400)) | 0x400,
MX6UL_SNVS_LP_BASE_ADDR + 0x10);
}
} }
if (is_mx6ull()) { if (is_mx6ull()) {