GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-03-20 22:21:41 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

SPEAr: Correct SoC ID offset in misc configuration space

Browse source 
SoC Core ID offset is 0x30 in miscellaneous configuration address
space. It was wrongly mentioned as periph2 clk enable.

Signed-off-by: Shiraz Hashim <shiraz.hashim@st.com>
Signed-off-by: Amit Virdi <amit.virdi@st.com>
Acked-by: Stefan Roese <sr@denx.de>
Signed-off-by: Stefan Roese <sr@denx.de>
This commit is contained in:
Shiraz Hashim 2012-05-07 13:07:00 +05:30 • committed by Albert ARIBAUD
parent 7c885a0e55
commit f28e5c946d
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
arch/arm/include/asm/arch-spear/spr_misc.h
View file

@ -37,7 +37,7 @@ struct misc_regs {
u32 amba_clk_cfg; /* 0x24 */ u32 amba_clk_cfg; /* 0x24 */
u32 periph_clk_cfg; /* 0x28 */ u32 periph_clk_cfg; /* 0x28 */
u32 periph1_clken; /* 0x2C */ u32 periph1_clken; /* 0x2C */
u32 periph2_clken; /* 0x30 */ u32 soc_core_id; /* 0x30 */
u32 ras_clken; /* 0x34 */ u32 ras_clken; /* 0x34 */
u32 periph1_rst; /* 0x38 */ u32 periph1_rst; /* 0x38 */
u32 periph2_rst; /* 0x3C */ u32 periph2_rst; /* 0x3C */