mirror of
https://github.com/Fishwaldo/u-boot.git
synced 2025-07-05 05:42:51 +00:00
powerpc: mpc86xx: Move CONFIG_FSL_LAW to Kconfig
Clean up existing definitions and drop from white list. Signed-off-by: York Sun <york.sun@nxp.com>
This commit is contained in:
parent
05cb79a72c
commit
f4325b47a8
6 changed files with 7 additions and 5 deletions
|
@ -28,9 +28,16 @@ endchoice
|
||||||
|
|
||||||
config ARCH_MPC8610
|
config ARCH_MPC8610
|
||||||
bool
|
bool
|
||||||
|
select FSL_LAW
|
||||||
|
|
||||||
config ARCH_MPC8641
|
config ARCH_MPC8641
|
||||||
bool
|
bool
|
||||||
|
select FSL_LAW
|
||||||
|
|
||||||
|
config FSL_LAW
|
||||||
|
bool
|
||||||
|
help
|
||||||
|
Use Freescale common code for Local Access Window
|
||||||
|
|
||||||
config SYS_CCSRBAR_DEFAULT
|
config SYS_CCSRBAR_DEFAULT
|
||||||
hex "Default CCSRBAR address"
|
hex "Default CCSRBAR address"
|
||||||
|
|
|
@ -42,7 +42,6 @@
|
||||||
#define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */
|
#define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */
|
||||||
#define CONFIG_PCI_INDIRECT_BRIDGE 1 /* indirect PCI bridge support */
|
#define CONFIG_PCI_INDIRECT_BRIDGE 1 /* indirect PCI bridge support */
|
||||||
#define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */
|
#define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */
|
||||||
#define CONFIG_FSL_LAW 1 /* Use common FSL init code */
|
|
||||||
|
|
||||||
#define CONFIG_ENV_OVERWRITE
|
#define CONFIG_ENV_OVERWRITE
|
||||||
#define CONFIG_INTERRUPTS /* enable pci, srio, ddr interrupts */
|
#define CONFIG_INTERRUPTS /* enable pci, srio, ddr interrupts */
|
||||||
|
|
|
@ -44,7 +44,6 @@
|
||||||
#define CONFIG_PCIE2 1 /* PCIE controller 2 (slot) */
|
#define CONFIG_PCIE2 1 /* PCIE controller 2 (slot) */
|
||||||
#define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */
|
#define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */
|
||||||
#define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */
|
#define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */
|
||||||
#define CONFIG_FSL_LAW 1 /* Use common FSL law init code */
|
|
||||||
|
|
||||||
#define CONFIG_TSEC_ENET /* tsec ethernet support */
|
#define CONFIG_TSEC_ENET /* tsec ethernet support */
|
||||||
#define CONFIG_ENV_OVERWRITE
|
#define CONFIG_ENV_OVERWRITE
|
||||||
|
|
|
@ -46,7 +46,6 @@
|
||||||
#define CONFIG_PCIE2 1 /* PCIE controller 2 (slot 2) */
|
#define CONFIG_PCIE2 1 /* PCIE controller 2 (slot 2) */
|
||||||
#define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */
|
#define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */
|
||||||
#define CONFIG_PCI_INDIRECT_BRIDGE 1 /* indirect PCI bridge support */
|
#define CONFIG_PCI_INDIRECT_BRIDGE 1 /* indirect PCI bridge support */
|
||||||
#define CONFIG_FSL_LAW 1 /* Use common FSL init code */
|
|
||||||
|
|
||||||
#define CONFIG_TSEC_ENET /* tsec ethernet support */
|
#define CONFIG_TSEC_ENET /* tsec ethernet support */
|
||||||
#define CONFIG_ENV_OVERWRITE
|
#define CONFIG_ENV_OVERWRITE
|
||||||
|
|
|
@ -31,7 +31,6 @@
|
||||||
#define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */
|
#define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */
|
||||||
#define CONFIG_PCI_INDIRECT_BRIDGE 1 /* indirect PCI bridge support */
|
#define CONFIG_PCI_INDIRECT_BRIDGE 1 /* indirect PCI bridge support */
|
||||||
#define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */
|
#define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */
|
||||||
#define CONFIG_FSL_LAW 1 /* Use common FSL init code */
|
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* DDR config
|
* DDR config
|
||||||
|
|
|
@ -1276,7 +1276,6 @@ CONFIG_FSL_I2C_CUSTOM_FDR
|
||||||
CONFIG_FSL_IFC
|
CONFIG_FSL_IFC
|
||||||
CONFIG_FSL_IIM
|
CONFIG_FSL_IIM
|
||||||
CONFIG_FSL_ISBC_KEY_EXT
|
CONFIG_FSL_ISBC_KEY_EXT
|
||||||
CONFIG_FSL_LAW
|
|
||||||
CONFIG_FSL_LAYERSCAPE
|
CONFIG_FSL_LAYERSCAPE
|
||||||
CONFIG_FSL_LBC
|
CONFIG_FSL_LBC
|
||||||
CONFIG_FSL_LINFLEXUART
|
CONFIG_FSL_LINFLEXUART
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue