mirror of
https://github.com/Fishwaldo/u-boot.git
synced 2025-03-19 05:31:32 +00:00
P3041: dts: Added PCIe DT nodes
P3041 integrated 4 PCIe controllers, which is compatible with the PCI Express™ Base Specification, Revision 2.0, and this patch is to add DT node for each PCIe controller. Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com>
This commit is contained in:
parent
096d5f8015
commit
fc81606da9
1 changed files with 48 additions and 0 deletions
|
@ -60,4 +60,52 @@
|
||||||
clock-frequency = <0x0>;
|
clock-frequency = <0x0>;
|
||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
|
pcie@ffe200000 {
|
||||||
|
compatible = "fsl,pcie-p3041", "fsl,pcie-fsl-qoriq";
|
||||||
|
reg = <0xf 0xfe200000 0x0 0x1000>; /* registers */
|
||||||
|
law_trgt_if = <0>;
|
||||||
|
#address-cells = <3>;
|
||||||
|
#size-cells = <2>;
|
||||||
|
device_type = "pci";
|
||||||
|
bus-range = <0x0 0xff>;
|
||||||
|
ranges = <0x01000000 0x0 0x00000000 0xf 0xf8000000 0x0 0x00010000 /* downstream I/O */
|
||||||
|
0x02000000 0x0 0xe0000000 0xc 0x00000000 0x0 0x20000000>; /* non-prefetchable memory */
|
||||||
|
};
|
||||||
|
|
||||||
|
pcie@ffe201000 {
|
||||||
|
compatible = "fsl,pcie-p3041", "fsl,pcie-fsl-qoriq";
|
||||||
|
reg = <0xf 0xfe201000 0x0 0x1000>; /* registers */
|
||||||
|
law_trgt_if = <1>;
|
||||||
|
#address-cells = <3>;
|
||||||
|
#size-cells = <2>;
|
||||||
|
device_type = "pci";
|
||||||
|
bus-range = <0x0 0xff>;
|
||||||
|
ranges = <0x01000000 0x0 0x00000000 0xf 0xf8010000 0x0 0x00010000 /* downstream I/O */
|
||||||
|
0x02000000 0x0 0xe0000000 0xc 0x20000000 0x0 0x20000000>; /* non-prefetchable memory */
|
||||||
|
};
|
||||||
|
|
||||||
|
pcie@ffe202000 {
|
||||||
|
compatible = "fsl,pcie-p3041", "fsl,pcie-fsl-qoriq";
|
||||||
|
reg = <0xf 0xfe202000 0x0 0x1000>; /* registers */
|
||||||
|
law_trgt_if = <2>;
|
||||||
|
#address-cells = <3>;
|
||||||
|
#size-cells = <2>;
|
||||||
|
device_type = "pci";
|
||||||
|
bus-range = <0x0 0xff>;
|
||||||
|
ranges = <0x01000000 0x0 0x00000000 0xf 0xf8020000 0x0 0x00010000 /* downstream I/O */
|
||||||
|
0x02000000 0x0 0xe0000000 0xc 0x40000000 0x0 0x20000000>; /* non-prefetchable memory */
|
||||||
|
};
|
||||||
|
|
||||||
|
pcie@ffe203000 {
|
||||||
|
compatible = "fsl,pcie-p3041", "fsl,pcie-fsl-qoriq";
|
||||||
|
reg = <0xf 0xfe203000 0x0 0x1000>; /* registers */
|
||||||
|
law_trgt_if = <3>;
|
||||||
|
#address-cells = <3>;
|
||||||
|
#size-cells = <2>;
|
||||||
|
device_type = "pci";
|
||||||
|
bus-range = <0x0 0xff>;
|
||||||
|
ranges = <0x01000000 0x0 0x00000000 0xf 0xf8030000 0x0 0x00010000 /* downstream I/O */
|
||||||
|
0x02000000 0x0 0xe0000000 0xc 0x60000000 0x0 0x20000000>; /* non-prefetchable memory */
|
||||||
|
};
|
||||||
};
|
};
|
||||||
|
|
Loading…
Add table
Reference in a new issue