GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-04-05 05:51:31 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

sunxi: clock: Fix OHCI clock gating for H3/H5

Browse source 
Clock gating bits on H43/H5 were wrong, fix them.

Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Reviewed-by: Jagan Teki <jagan@amarulasolutions.com>
Acked-by: Jun Nie <jun.nie@linaro.org>
This commit is contained in:
Chen-Yu Tsai 2018-05-07 13:03:24 +05:30 • committed by Jagan Teki
parent 5c5fe883e0
commit fef73766d9
1 changed files with 4 additions and 7 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

11
arch/arm/include/asm/arch-sunxi/clock_sun6i.h
View file

@ -350,13 +350,10 @@ struct sunxi_ccm_reg {
#define CCM_USB_CTRL_PHY2_CLK (0x1 << 10) #define CCM_USB_CTRL_PHY2_CLK (0x1 << 10)
#define CCM_USB_CTRL_PHY3_CLK (0x1 << 11) #define CCM_USB_CTRL_PHY3_CLK (0x1 << 11)
#ifdef CONFIG_MACH_SUNXI_H3_H5 #ifdef CONFIG_MACH_SUNXI_H3_H5
/* #define CCM_USB_CTRL_OHCI0_CLK (0x1 << 16)
* These are OHCI1 - OHCI3 in the datasheet (OHCI0 is for the OTG) we call #define CCM_USB_CTRL_OHCI1_CLK (0x1 << 17)
* them 0 - 2 like they were called on older SoCs. #define CCM_USB_CTRL_OHCI2_CLK (0x1 << 18)
*/ #define CCM_USB_CTRL_OHCI3_CLK (0x1 << 19)
#define CCM_USB_CTRL_OHCI0_CLK (0x1 << 17)
#define CCM_USB_CTRL_OHCI1_CLK (0x1 << 18)
#define CCM_USB_CTRL_OHCI2_CLK (0x1 << 19)
#else #else
#define CCM_USB_CTRL_OHCI0_CLK (0x1 << 16) #define CCM_USB_CTRL_OHCI0_CLK (0x1 << 16)
#define CCM_USB_CTRL_OHCI1_CLK (0x1 << 17) #define CCM_USB_CTRL_OHCI1_CLK (0x1 << 17)