u-boot/drivers/ddr
Chris Packham 08dcbc9823 mv_ddr: ddr3: fix tRAS timimg parameter
Based on the JEDEC standard JESD79-3F. The tRAS timings should include
the highest speed bins at a given frequency. This is similar to commit
683c67b ("mv_ddr: ddr3: fix tfaw timimg parameter") where the wrong
comparison was used in the initial implementation.

Signed-off-by: Chris Packham <chris.packham@alliedtelesis.co.nz>

[https://github.com/MarvellEmbeddedProcessors/mv-ddr-marvell/pull/15]
Signed-off-by: Chris Packham <judge.packham@gmail.com>
Signed-off-by: Stefan Roese <sr@denx.de>
2019-03-19 09:22:05 +01:00
..
altera ddr: socfpga: Clean up ddr_setup() 2019-03-09 23:25:19 +01:00
fsl configs: fsl: move DDR specific defines to Kconfig 2019-03-03 20:56:01 +05:30
imx drivers: ddr: introduce DDR driver for i.MX8M 2019-01-01 14:12:18 +01:00
marvell mv_ddr: ddr3: fix tRAS timimg parameter 2019-03-19 09:22:05 +01:00
microchip SPDX: Convert all of our single license tags to Linux Kernel style 2018-05-07 09:34:12 -04:00
Kconfig drivers: ddr: introduce DDR driver for i.MX8M 2019-01-01 14:12:18 +01:00