Marek Vasut 08eb947004 ddr: altera: sdram: Make sdram_start and sdram_end into u32 ... Originally, both sdram_start and sdram_end were 64b values. The sdram_start had no reason for being so, since our address space is only 32b, so switching sdram_start to u32 is simple. The sdram_end is a bit more complex, since it can actually be set to (1 << 32) if someone really wanted to use an SoCFPGA with 4 GiB of DRAM and fixed the code around a little. But, the code handling the protection rules internally decrements the sdram_end variable anyway. Thus, instead of calling the code and passing in the address of the SDRAM end, pass in the address already decremented by one. This lets the sdram_end be 32b as well. Signed-off-by: Marek Vasut <marex@denx.de>		2015-08-08 14:14:28 +02:00
..
Makefile	driver/ddr/altera: Add the sdram calibration portion	2015-08-08 14:14:05 +02:00
sdram.c	ddr: altera: sdram: Make sdram_start and sdram_end into u32	2015-08-08 14:14:28 +02:00
sequencer.c	ddr: altera: Clean up of delay_for_n_mem_clocks() part 5	2015-08-08 14:14:24 +02:00
sequencer.h	ddr: altera: Clean up mem_config()	2015-08-08 14:14:14 +02:00
sequencer_auto.h	driver/ddr/altera: Add the sdram calibration portion	2015-08-08 14:14:05 +02:00
sequencer_auto_ac_init.h	driver/ddr/altera: Add the sdram calibration portion	2015-08-08 14:14:05 +02:00
sequencer_auto_inst_init.h	driver/ddr/altera: Add the sdram calibration portion	2015-08-08 14:14:05 +02:00
sequencer_defines.h	driver/ddr/altera: Add the sdram calibration portion	2015-08-08 14:14:05 +02:00