mirror of
https://github.com/Fishwaldo/u-boot.git
synced 2025-04-26 00:01:30 +00:00
The OpenRISC architecture specification v1.0 defines new SPR registers. This patch adds registers definition for group 0 and update bit definitions for the CPU configuration register. Signed-off-by: Franck Jullien <franck.jullien@gmail.com> |
||
---|---|---|
.. | ||
asm |