Matthew McClintock abbe536ebc powerpc/p1010rdb: nandboot: compare SVR properly ... We were not comparing the SVRs properly previously. This comparison will properly shift the SVR and mask off the E bit This fixes the boot output to show the correct DDR bus width: 512 MiB (DDR3, 16-bit, CL=5, ECC off) instead of 512 MiB (DDR3, 32-bit, CL=5, ECC off) Signed-off-by: Matthew McClintock <msm@freescale.com> Signed-off-by: Andy Fleming <afleming@freescale.com>		2012-08-23 10:24:17 -05:00
..
board	powerpc/p1010rdb: nandboot: compare SVR properly	2012-08-23 10:24:17 -05:00
nand_boot.c	nand_spl: store ecc data on the stack	2012-01-26 16:09:06 -06:00
nand_boot_fsl_elbc.c	nand/fsl_elbc: shrink SPL a bit by converting out_be32() to __raw_writel()	2012-08-22 16:07:43 -05:00
nand_boot_fsl_ifc.c	nand: Freescale Integrated Flash Controller NAND support	2011-09-29 19:01:04 -05:00
nand_boot_fsl_nfc.c	IMX: MX31: Cleanup include files and drop nasty #ifdef in drivers	2011-04-27 19:38:05 +02:00