Dave Liu ec145e87b8 fsl-ddr: Fix the turnaround timing for TIMING_CFG_4 ... Read-to-read/Write-to-write turnaround for same chip select of DDR3 memory, BL/2+2 cycles is enough for them at BC4 and OTF case, BL/2 cycles is enough for fixed BL8. Cutting down the turnaround from BL/2+4 to BL/2+2 or BL/2 will improve the memory performance. Signed-off-by: Dave Liu <daveliu@freescale.com>		2010-04-07 00:07:23 -05:00
..
common_timing_params.h	FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code.	2008-08-27 02:05:58 +02:00
ctrl_regs.c	fsl-ddr: Fix the turnaround timing for TIMING_CFG_4	2010-04-07 00:07:23 -05:00
ddr.h	fsl-ddr: Fix handling of >4G of memory when !CONFIG_PHYS_64BIT	2009-06-12 09:15:50 -05:00
ddr1_dimm_params.c	fsl-ddr: Fix handling of >4G of memory when !CONFIG_PHYS_64BIT	2009-06-12 09:15:50 -05:00
ddr2_dimm_params.c	fsl-ddr: Fix handling of >4G of memory when !CONFIG_PHYS_64BIT	2009-06-12 09:15:50 -05:00
ddr3_dimm_params.c	ppc/8xxx: Misc DDR related fixes	2009-09-15 21:30:08 -05:00
lc_common_dimm_params.c	fsl-ddr: add the DDR3 SPD infrastructure	2009-03-30 13:33:50 -05:00
main.c	85xx, 86xx: Add common board_add_ram_info()	2009-07-22 09:43:48 -05:00
Makefile	fsl-ddr: add the DDR3 SPD infrastructure	2009-03-30 13:33:50 -05:00
options.c	fsl-ddr: add the override for write leveling	2010-01-05 13:49:10 -06:00
util.c	mpc8xxx: improve LAW error messages when setting up DDR	2009-10-16 10:21:39 -05:00