mirror of
https://github.com/Fishwaldo/build.git
synced 2025-07-23 13:29:33 +00:00
d8474158e2
This change introduces an optional overlay that can be used to modify the default CPU clock operating table to support a maximum core clock of 1.4GHz. These higher clock rates will only be allowed if the board's CPU VDD regulator can support operation at 1.4v (or greater), e.g., SY8106A. |
||
|---|---|---|
| .. | ||
| atf | ||
| kernel | ||
| misc | ||
| u-boot | ||