mirror of
https://github.com/Fishwaldo/build.git
synced 2025-03-27 17:21:34 +00:00
59 lines
2 KiB
Diff
59 lines
2 KiB
Diff
From c9f505dba7e4a3adc62054b852349e8bbae10326 Mon Sep 17 00:00:00 2001
|
|
From: Jacob Chen <jacob-chen@iotwrt.com>
|
|
Date: Mon, 26 Jun 2017 22:53:22 +0800
|
|
Subject: [PATCH 5/9] dt-bindings: Document the Rockchip RGA bindings
|
|
|
|
Add DT bindings documentation for Rockchip RGA
|
|
|
|
Signed-off-by: Yakir Yang <ykk@rock-chips.com>
|
|
Signed-off-by: Jacob Chen <jacob-chen@iotwrt.com>
|
|
---
|
|
.../devicetree/bindings/media/rockchip-rga.txt | 36 ++++++++++++++++++++++
|
|
1 file changed, 36 insertions(+)
|
|
create mode 100644 Documentation/devicetree/bindings/media/rockchip-rga.txt
|
|
|
|
diff --git a/Documentation/devicetree/bindings/media/rockchip-rga.txt b/Documentation/devicetree/bindings/media/rockchip-rga.txt
|
|
new file mode 100644
|
|
index 00000000..48a260e5
|
|
--- /dev/null
|
|
+++ b/Documentation/devicetree/bindings/media/rockchip-rga.txt
|
|
@@ -0,0 +1,36 @@
|
|
+device-tree bindings for rockchip 2D raster graphic acceleration controller (RGA)
|
|
+
|
|
+RGA is a separate 2D raster graphic acceleration unit. It accelerates 2D
|
|
+graphics operations, such as point/line drawing, image scaling, rotation,
|
|
+BitBLT, alpha blending and image blur/sharpness.
|
|
+
|
|
+Required properties:
|
|
+- compatible: value should be one of the following
|
|
+ "rockchip,rk3228-rga";
|
|
+ "rockchip,rk3288-rga";
|
|
+ "rockchip,rk3399-rga";
|
|
+
|
|
+- interrupts: RGA interrupt number.
|
|
+
|
|
+- clocks: phandle to RGA sclk/hclk/aclk clocks
|
|
+
|
|
+- clock-names: should be "aclk" "hclk" and "sclk"
|
|
+
|
|
+- resets: Must contain an entry for each entry in reset-names.
|
|
+ See ../reset/reset.txt for details.
|
|
+- reset-names: should be "core" "axi" and "ahb"
|
|
+
|
|
+Example:
|
|
+SoC specific DT entry:
|
|
+ rga: rga@ff680000 {
|
|
+ compatible = "rockchip,rk3399-rga";
|
|
+ reg = <0xff680000 0x10000>;
|
|
+ interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ interrupt-names = "rga";
|
|
+ clocks = <&cru ACLK_RGA>, <&cru HCLK_RGA>, <&cru SCLK_RGA_CORE>;
|
|
+ clock-names = "aclk", "hclk", "sclk";
|
|
+
|
|
+ resets = <&cru SRST_RGA_CORE>, <&cru SRST_A_RGA>, <&cru SRST_H_RGA>;
|
|
+ reset-names = "core, "axi", "ahb";
|
|
+ status = "disabled";
|
|
+ };
|
|
--
|
|
2.13.0
|
|
|