GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-04-05 14:01:32 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

net: sun8i_emac: Add EPHY CLK and RESET support

Browse source 
Add EPHY CLK and RESET support for sun8i_emac driver to
enable EPHY TX clock and EPHY reset pins via CLK and RESET
framework.

Cc: Joe Hershberger <joe.hershberger@ni.com>
Cc: Lothar Felten <lothar.felten@gmail.com>
Signed-off-by: Jagan Teki <jagan@amarulasolutions.com>
Acked-by: Joe Hershberger <joe.hershberger@ni.com>
This commit is contained in:
Jagan Teki 2019-02-28 00:27:00 +05:30
parent 41cdb28549
commit 2348453c41
1 changed files with 56 additions and 16 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

70
drivers/net/sun8i_emac.c
View file

@ -138,7 +138,9 @@ struct emac_eth_dev {
struct phy_device *phydev; struct phy_device *phydev;
struct mii_dev *bus; struct mii_dev *bus;
struct clk tx_clk; struct clk tx_clk;
struct clk ephy_clk;
struct reset_ctl tx_rst; struct reset_ctl tx_rst;
struct reset_ctl ephy_rst;
#ifdef CONFIG_DM_GPIO #ifdef CONFIG_DM_GPIO
struct gpio_desc reset_gpio; struct gpio_desc reset_gpio;
#endif #endif
@ -653,7 +655,6 @@ static int sun8i_eth_write_hwaddr(struct udevice *dev)
static int sun8i_emac_board_setup(struct emac_eth_dev *priv) static int sun8i_emac_board_setup(struct emac_eth_dev *priv)
{ {
struct sunxi_ccm_reg *ccm = (struct sunxi_ccm_reg *)SUNXI_CCM_BASE;
int ret; int ret;
ret = clk_enable(&priv->tx_clk); ret = clk_enable(&priv->tx_clk);
@ -670,16 +671,20 @@ static int sun8i_emac_board_setup(struct emac_eth_dev *priv)
} }
} }
if (priv->variant == H3_EMAC) {
/* Only H3/H5 have clock controls for internal EPHY */ /* Only H3/H5 have clock controls for internal EPHY */
if (priv->use_internal_phy) { if (clk_valid(&priv->ephy_clk)) {
/* Set clock gating for ephy */ ret = clk_enable(&priv->ephy_clk);
setbits_le32(&ccm->bus_gate4, if (ret) {
BIT(AHB_GATE_OFFSET_EPHY)); dev_err(dev, "failed to enable EPHY TX clock\n");
return ret;
}
}
/* Deassert EPHY */ if (reset_valid(&priv->ephy_rst)) {
setbits_le32(&ccm->ahb_reset2_cfg, ret = reset_deassert(&priv->ephy_rst);
BIT(AHB_RESET_OFFSET_EPHY)); if (ret) {
dev_err(dev, "failed to deassert EPHY TX clock\n");
return ret;
} }
} }
@ -839,6 +844,44 @@ static const struct eth_ops sun8i_emac_eth_ops = {
.stop = sun8i_emac_eth_stop, .stop = sun8i_emac_eth_stop,
}; };
static int sun8i_get_ephy_nodes(struct emac_eth_dev *priv)
{
int node, ret;
/* look for mdio-mux node for internal PHY node */
node = fdt_path_offset(gd->fdt_blob,
"/soc/ethernet@1c30000/mdio-mux/mdio@1/ethernet-phy@1");
if (node < 0) {
debug("failed to get mdio-mux with internal PHY\n");
return node;
}
ret = fdt_node_check_compatible(gd->fdt_blob, node,
"allwinner,sun8i-h3-mdio-internal");
if (ret < 0) {
debug("failed to find mdio-internal node\n");
return ret;
}
ret = clk_get_by_index_nodev(offset_to_ofnode(node), 0,
&priv->ephy_clk);
if (ret) {
dev_err(dev, "failed to get EPHY TX clock\n");
return ret;
}
ret = reset_get_by_index_nodev(offset_to_ofnode(node), 0,
&priv->ephy_rst);
if (ret) {
dev_err(dev, "failed to get EPHY TX reset\n");
return ret;
}
priv->use_internal_phy = true;
return 0;
}
static int sun8i_emac_eth_ofdata_to_platdata(struct udevice *dev) static int sun8i_emac_eth_ofdata_to_platdata(struct udevice *dev)
{ {
struct sun8i_eth_pdata *sun8i_pdata = dev_get_platdata(dev); struct sun8i_eth_pdata *sun8i_pdata = dev_get_platdata(dev);
@ -920,12 +963,9 @@ static int sun8i_emac_eth_ofdata_to_platdata(struct udevice *dev)
} }
if (priv->variant == H3_EMAC) { if (priv->variant == H3_EMAC) {
int parent = fdt_parent_offset(gd->fdt_blob, offset); ret = sun8i_get_ephy_nodes(priv);
if (ret)
if (parent >= 0 && return ret;
!fdt_node_check_compatible(gd->fdt_blob, parent,
"allwinner,sun8i-h3-mdio-internal"))
priv->use_internal_phy = true;
} }
priv->interface = pdata->phy_interface; priv->interface = pdata->phy_interface;