mirror of
https://github.com/Fishwaldo/u-boot.git
synced 2025-03-21 06:31:31 +00:00
nios2: cache: define ARCH_DMA_MINALIGN for DMA buffer alignment
Signed-off-by: Anton Staaf <robotboy@chromium.org> Cc: Mike Frysinger <vapier@gentoo.org> Cc: Lukasz Majewski <l.majewski@samsung.com> Cc: Scott McNutt <smcnutt@psyent.com>
This commit is contained in:
parent
a8fc12eb8e
commit
6fa6035ff2
1 changed files with 11 additions and 0 deletions
|
@ -27,4 +27,15 @@
|
|||
extern void flush_dcache (unsigned long start, unsigned long size);
|
||||
extern void flush_icache (unsigned long start, unsigned long size);
|
||||
|
||||
/*
|
||||
* Valid L1 data cache line sizes for the NIOS2 architecture are 4, 16, and 32
|
||||
* bytes. If the board configuration has not specified one we default to the
|
||||
* largest of these values for alignment of DMA buffers.
|
||||
*/
|
||||
#ifdef CONFIG_SYS_CACHELINE_SIZE
|
||||
#define ARCH_DMA_MINALIGN CONFIG_SYS_CACHELINE_SIZE
|
||||
#else
|
||||
#define ARCH_DMA_MINALIGN 32
|
||||
#endif
|
||||
|
||||
#endif /* __ASM_NIOS2_CACHE_H_ */
|
||||
|
|
Loading…
Add table
Reference in a new issue